A High-Speed Programmable Frequency Divider for a Ka-Band Phase Locked Loop-Type Frequency Synthesizer in 90-nm CMOS

Tang, Lu; Chen, Kuidong; Zhang, Youming; Tang, Xusheng; Zhang, Changchun

doi:10.3390/electronics10202494

Cited by 2 publications

(2 citation statements)

References 24 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Lin et al propose a variation [24] based on (one/two) divider cells achieving a full range, such that 1 ≤ N ≤ 2 w . Yet another widely used architecture, known as the pulse swallow frequency divider [16,[25][26][27][28][29][30], is based on a combination of a dual-modulus prescaler (divides by P or P + 1) [31,32], a programmable counter (divide-by-N), and a swallow counter (divide-by-S). The achieved output frequency can be specified as f out = f in /(NP + S).…”

Section: Previous Programmable Countersmentioning

confidence: 99%

New Programmable LFSR Counters with Automatic Encoding and State Extension

Grymel

2024

Electronics

View full text Add to dashboard Cite

An efficient method for detecting the end of a count of a linear feedback shift register (LFSR) is presented. We show how this detector can be used to extend a maximum-length LFSR sequence by a number of states up to one less than the degree of the polynomial. In addition, a new algorithm is proposed to encode binary sequence values into their corresponding LFSR sequence states. Based on this algorithm and an alternative second method, two novel programmable, full-range, high-speed LFSR counter designs are proposed. The time complexity of the conversion algorithms ranges from quadratic to exponential time in the degree of the underlying polynomial. The proposed counter solutions are fully synchronous and can be implemented with standard cells, enabling easy portability across technologies. As the levels of logic are independent of the counter size, high scalability is facilitated. For evaluation, all the designs, including the recreated state-of-the-art solution, have been implemented on an FPGA, and also simulated targeting TSMC’s N3 CMOS process node for a wide range of counter sizes. The results confirm the superiority of the proposed solutions over the state of the art in terms of frequency, area and power efficiency as the counter is scaled up.

show abstract

Section: Previous Programmable Countersmentioning

confidence: 99%

New Programmable LFSR Counters with Automatic Encoding and State Extension

Grymel

2024

Electronics

View full text Add to dashboard Cite

show abstract

“…In various systems, including satellite communication, RF circuits, and optical communication, a frequency divider plays a vital role. It finds applications in a wide range of scenarios, including phase-locked loops (PLLs) [1,2,3,4], clock and clock recovery circuits [5,6,7], as well as orthogonal signal generation [8,9,10].With the continuous increase in data rates and system performance, there is an increasing need to develop frequency dividers capable of operating in higher frequency. So far, numerous dividers based on different topologies and processes have been reported.…”

Section: Introductionmentioning

confidence: 99%

A broadband ECL static frequency divider in InP DHBT using differential <i>f<sub>t</sub></i>-doubler

Xu,

Lou,

et al. 2024

IEICE Electron. Express

View full text Add to dashboard Cite

This letter presents a broadband ECL static divider using a 0.8-μ m InP DHBT process. The differential implementation of 𝑓 𝑡 doubler has been employed to extend the bandwidth at the cost of little increase in power dissipation and chip area. The frequency characteristics of the 𝑓 𝑡 -doubler circuit were analyzed. The chip area was 0.47mm*0.44mm and the total power dissipation was 417 mW from dual power supplies of -3.5 V and -2.5 V. The measurement result shows that the frequency divider can operate from 2 GHz to 66 GHz for sinusoidal input signal. The input reference SOF (self-oscillation frequency) is 59 GHz. the output power locates in 0.41 -10.35 dBm. This divider can operate within a frequency range of 2 GHz to 66 GHz, exhibiting a 0.4-𝑓 𝑡 frequency range.

show abstract

A High-Speed Programmable Frequency Divider for a Ka-Band Phase Locked Loop-Type Frequency Synthesizer in 90-nm CMOS

Cited by 2 publications

References 24 publications

New Programmable LFSR Counters with Automatic Encoding and State Extension

New Programmable LFSR Counters with Automatic Encoding and State Extension

A broadband ECL static frequency divider in InP DHBT using differential <i>f<sub>t</sub></i>-doubler

Contact Info

Product

Resources

About