A high-retention 2T embedded DRAM with cell-body toggle scheme

A Logic-compatible Embedded DRAM Utilizing Common-body Toggled Capacitive Cross-talk

“…This circuit technique enhances the data retention and the write disturbance immunity in a compact bit-area [12]. It also improves the read performance.…”