2016
DOI: 10.5573/jsts.2016.16.4.520
|View full text |Cite
|
Sign up to set email alerts
|

A High-Resolution Dual-Loop Digital DLL

Abstract: Abstract-A new dual-loop digital delay-locked loop (DLL) using a hybrid (binary + sequential) search algorithm is presented to achieve both wide-range operation and high delay resolution. A new phaseinterpolation range selector (PIRS) and a variable successive approximation register (VSAR) algorithm are adopted to resolve the boundary switching and harmonic locking problems of conventional digital DLLs. The proposed digital DLL, implemented in a 0.18-µm CMOS process, occupies an active area of 0.19 mm 2 and op… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2017
2017
2019
2019

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 10 publications
0
0
0
Order By: Relevance