A General Purpose 1.8-V 12-b 4-MS/s Fully Differential SAR ADC With 7.2-Vpp Input Range in 28-nm FDSOI

Berens, Michael; Mai, Khoi; Feddeler, Jim; Pietri, Stefano

doi:10.1109/tcsii.2019.2893111

Cited by 8 publications

(4 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The low pass filter was added after the differential amplifier to reduce noise from the ADC driver. This demonstrates that the AD8139 can be used as an ADC driver for a differential 10-bit SAR ADC [5], [6]. On the other side, the high SNDR modulator is generated using high-order noise-shaping techniques and a Bulletin of Electr Eng & Inf ISSN: 2302-9285  Delta-sigma ADC modulator for multibit data converters using … (Ali Kareem Nahar)…”

Section: Introductionmentioning

confidence: 99%

Delta-sigma ADC modulator for multibit data converters using passive adder entrenched second order noise shaping

Nahar

Khleaf

2021

Bulletin EEI

View full text Add to dashboard Cite

This paper introduces a multi-bit data converters (MDC) modulator of the 2nd order delta-sigma analog-to-digital converter use the passive adder proposed. The noise shaping quantizer can provide feedback that has generated quantization noise and perform additional shaping noise first-order by coupling noise method.Thus, two Integrator's with ring amplifier and the MDC is shaped by noise coupling quantizer know the 2nd-order noise coupled with somewhat of a DAC modulator. At a summing point, the inputs are summed and then filtered with a low pass filter. A cyclic second order response is generated with a data weighted averaging (DWA) technique in which the DACs ' outputs are limited to one of two states in the noise shaping responses. Mainly as a result of the harmonic distortion in circuits of amplifier. Transistor rate is equipped for the fully differential switched condenser integrator used, a comparator and DWA. The modulator with proposed DWA design, almost quarterly improved timing margin. A simulated SNDR of 92dB is obtained at 20 MHz sampling frequency; while a sinusoidal output of 4.112 dBFS is tested at 90µs besides 20 MHz as the bandwidth. The power consumption is 0.33 mW while the voltage of the supply is 1.2V.

show abstract

Section: Introductionmentioning

confidence: 99%

Delta-sigma ADC modulator for multibit data converters using passive adder entrenched second order noise shaping

Nahar

Khleaf

2021

Bulletin EEI

View full text Add to dashboard Cite

show abstract

“…As a result, a good receiver requires a precise local oscillator frequency as well as low noise components. Though, a transmitter must provide a signal with sufficient strength, precise frequency, and clean spectrums [6]. The phase locked loop (PLL) mechanism is used in the majority of RF synthesizes.…”

Section: Introductionmentioning

confidence: 99%

Optimizing frequency synthesizer performance based on passive adder entrenched technique for 4G communication systems

2022

View full text Add to dashboard Cite

Noise in 4G communication systems is a pressing current problem. There are various ways to reduce phase noise. The sigma-delta passive adder entrenched (PAE) approach was chosen for the WCDMA system because it provides a spurious level, phase noise, and low stabilization time. Therefore, for WCDMA applications, this study proposes a frequency synthesizer. It is then suggested that the addition of a passive adder before the modulator's quantizer to eradicate any distortions created as a result of the quantization stage. The design factors for the suggested second order synthesizer for 4G are chosen based on the analytical results for all unit of the suggested system and in accordance with WCDMA specifications. The suggested PAE frequency synthesizer for the application of WCDMA reduces noise exact effectively, according to simulation findings. With this synthesizer, the in-band phase noise is -75 dBc/Hz. For frequency synthesizer simulation, MATLAB (R2020) is utilized.

show abstract

“…The SAR ADC can be characterized by three types of input stage that depend on device functionality, namely, single ended, pseudo differential and fully differential. Fully differential SAR ADC input has advantage in rejecting commonmode noise and interference and increase system performance due to balanced input signal [4][5][6]. It also offers double dynamic analog voltage input range compared to single ended input.…”

Section: Introductionmentioning

confidence: 99%

Differential input range driver for SAR ADC measurement setup

Yusuf

Shafie

Majid

et al. 2020

IJEECS

View full text Add to dashboard Cite

<span>Differential successive approximation register (SAR) of analog to digital converter (ADC) requires two balancing input signals that have same amplitude with 180⁰ out of phase. Otherwise, it performs inaccurately and degrades the performance during ADC testing procedure. Therefore, an implementation of AD8139 chip single to differential amplifier was chosen as an ADC driver to generate sufficient differential output for the ADC. The chip was placed on a printed circuit board (PCB) to test the functionality as well as the performance of static and dynamic SAR ADC. The result shows that the single-ended input transform into differential voltage outputs. The amplitudes for the amplifier remain equal and is 180° out of phase for DC and AC voltage input signal. Besides, the fabricated 0.18µm CMOS technology of differential 10-bit SAR ADC is capable of digitising full code digital output and perform 9.5-bit effective number of bit (ENOB) from analog input driving by the ADC driver.</span>

show abstract

A General Purpose 1.8-V 12-b 4-MS/s Fully Differential SAR ADC With 7.2-Vpp Input Range in 28-nm FDSOI

Cited by 8 publications

References 11 publications

Delta-sigma ADC modulator for multibit data converters using passive adder entrenched second order noise shaping

Delta-sigma ADC modulator for multibit data converters using passive adder entrenched second order noise shaping

Optimizing frequency synthesizer performance based on passive adder entrenched technique for 4G communication systems

Differential input range driver for SAR ADC measurement setup

Contact Info

Product

Resources

About