2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) 2014
DOI: 10.1109/apccas.2014.7032717
|View full text |Cite
|
Sign up to set email alerts
|

A folded-cascode OP Amp with a dynamic switching bias circuit

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…The SC LPF configuration was designed referencing a SC biquad circuit with integrators in the A configuration of the DSBFC OP Amp enabling low power consumption, which is different from conventional ordinary OP Amps [10], is shown in Figure 3. With respect to the DSBFC OP Amps, the same CMOS channel width / length as that in the DSBFC OP Amp shown in the reference [10] was employed. The sampling switch was designed to a channel width / channel length W/L=35/2.5 (μm/μm) for each of p-MOSFET and n-MOSFET.…”
Section: Sc Filter Circuit Designmentioning
confidence: 99%
“…The SC LPF configuration was designed referencing a SC biquad circuit with integrators in the A configuration of the DSBFC OP Amp enabling low power consumption, which is different from conventional ordinary OP Amps [10], is shown in Figure 3. With respect to the DSBFC OP Amps, the same CMOS channel width / length as that in the DSBFC OP Amp shown in the reference [10] was employed. The sampling switch was designed to a channel width / channel length W/L=35/2.5 (μm/μm) for each of p-MOSFET and n-MOSFET.…”
Section: Sc Filter Circuit Designmentioning
confidence: 99%