1995
DOI: 10.1109/23.467788
|View full text |Cite
|
Sign up to set email alerts
|

A fast shaping low power amplifier-comparator integrated circuit for silicon strip detectors

Abstract: A bs tractWe have designed and tested a 64 channel amplifier-comparator integrated circuit on t h e Maxim SHPi bipolar process. The low power design, 840 pW/channel, is intended for use as a frontend with high clock rate silicon strip detector systems. Peaking time at the comparator input is 20 ns, for good double pulse resolution, and noise is near optimum for the technology used. We have used the chip successfully i n a proton beam test at KEK in Japan with a 40 MHz data clock.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
6
0

Year Published

1997
1997
2007
2007

Publication Types

Select...
8

Relationship

1
7

Authors

Journals

citations
Cited by 39 publications
(6 citation statements)
references
References 2 publications
0
6
0
Order By: Relevance
“…The signal and noise were determined as a function of sensor bias up to 600V. The strip quality of the irradiated sensors was measured by bonding sensors to non-irradiated binary readout chips, the LBIC/CDP [33,34]. These LHC-speed ASICs were used because they were available before the final SCT ABCD3TA had completed development.…”
Section: Contact For Stripsmentioning
confidence: 99%
“…The signal and noise were determined as a function of sensor bias up to 600V. The strip quality of the irradiated sensors was measured by bonding sensors to non-irradiated binary readout chips, the LBIC/CDP [33,34]. These LHC-speed ASICs were used because they were available before the final SCT ABCD3TA had completed development.…”
Section: Contact For Stripsmentioning
confidence: 99%
“…CMOS designs were also facilitated by the emergence of semiconductor foundry "brokerages" such as MOSIS, whose multi-project fabrication runs provide a low-cost prototyping path. The LBIC [10] and CAFE [11] chip designs initiated for the Superconducting SuperCollider and then continued for the LHC utilized more compact bipolar transistor processes that allowed circuitry on small pitches. Both the LBIC and CAFE chips utilized a binary readout that only registered the presence of a hit, which reduces dynamic range requirements in the front-end and simplifies the readout stream, both reducing power dissipation.…”
Section: Electronicsmentioning
confidence: 99%
“…This single p-type channel of ganged 3-D sensors was bonded to the input of a charge sensitive LBIC [11] bipolar amplifier/comparator chip with a fast 20 ns shaping stage. A threshold was set on the LBIC comparator such that, for any signal above (below) 1 fC, a "1"(0) was passed to the output.…”
Section: Measurements With Beta Raysmentioning
confidence: 99%