2008
DOI: 10.1093/ietisy/e91-d.4.1010
|View full text |Cite
|
Sign up to set email alerts
|

A Dynamic Control Mechanism for Pipeline Stage Unification by Identifying Program Phases

Abstract: SUMMARY Recently, a method called pipeline stage unification (PSU) has been proposed to reduce energy consumption for mobile processors via inactivating and bypassing some of the pipeline registers and thus adopt shallow pipelines. It is designed to be an energy efficient method especial for the processors under future process technologies. In this paper, we present a mechanism for the PSU controller which can dynamically predi a suitable configuration based on the program phase detection. Our resul show tha… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
21
0

Year Published

2011
2011
2013
2013

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(21 citation statements)
references
References 17 publications
0
21
0
Order By: Relevance
“…To achieve the requirements, Shimada, et.al. propose PSU [8][9][10][11], Koppanalil,et.al. propose DPS [12] and we propose VSP [4][5][6][7].…”
Section: Variable Stages Pipelinementioning
confidence: 99%
See 2 more Smart Citations
“…To achieve the requirements, Shimada, et.al. propose PSU [8][9][10][11], Koppanalil,et.al. propose DPS [12] and we propose VSP [4][5][6][7].…”
Section: Variable Stages Pipelinementioning
confidence: 99%
“…To achieve such requirement, we have proposed a variable stages pipeline (VSP) technique [4][5][6][7] that is similar technique to dynamic pipeline scaling (DPS) [12] and pipeline stage unification (PSU) [8][9][10][11]. VSP processor dynamically varies the depth of the pipeline stages and clock frequency according to the workload of the processor.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Methods in [11][12][13] are effective to detect shifts of workload behaviors while their accurate but complex analyzing procedures are expected to be covered by a millisecond-level control interval. Another previously proposed signature history table based workload analyzer [5] will require a period of 50 clock cycles to get the program interval clustering results. When the granularity shrinks to a time slice of less than 100 cycles, the relatively complex method can no longer be applicable.…”
Section: Baseline Technique and Related Workmentioning
confidence: 99%
“…Meanwhile, this final averaged EDP result is only 0.14% larger than the theoretically idealized execution, in which the processor is instructed from the statistical profiling data. This EDP reduction is slightly better than the predictor using signature history table (SHT) to identify the program phases [5] . A detailed analysis indicates that the fine-grained analyzer has the following major advantages, as compared to the SHTbased method:…”
Section: Introductionmentioning
confidence: 96%