This paper describes an optimized D F I architecture and its implementation strategy for an Intel high performance (>3 GHz) microprocessor. klajor DFT features and ATPG techniques implemented &e described and key results are presented to show the retuhon-mvestments (ROI) in the high volume manufacturing (w test environments.