2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC) 2019
DOI: 10.1109/vlsi-soc.2019.8920340
|View full text |Cite
|
Sign up to set email alerts
|

A Distributed Body-Biasing Strategy for Asynchronous Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 18 publications
0
2
0
Order By: Relevance
“…The study in [7] shows minor gains in consumption when the BBD granularity is at a pipeline level while the area overhead strongly increases. Hence, we decide to define the BBD granularity at a system level where the start of an AFSM operation activates the body bias voltage, as shown in Fig.…”
Section: A V Th -Hopping Schemementioning
confidence: 98%
See 1 more Smart Citation
“…The study in [7] shows minor gains in consumption when the BBD granularity is at a pipeline level while the area overhead strongly increases. Hence, we decide to define the BBD granularity at a system level where the start of an AFSM operation activates the body bias voltage, as shown in Fig.…”
Section: A V Th -Hopping Schemementioning
confidence: 98%
“…Moreover, we leverage the robustness of asynchronous circuits to quickly adapt the circuit to the changing gate delays. This idea has been first proposed in [6] and investigated in [7], but all these works are based on Quasi-Delay Insensitive (QDI) circuits [8]. Although QDI circuits are very robust, they are also very large compared to their synchronous counterparts and not supported by conventional EDA tools.…”
Section: Introductionmentioning
confidence: 99%