A DC-to-12.5Gb/s 4.88mW/Gb/s all-rate CDR with a single LC VCO in 90nm CMOS

Yoon, Jong-Hyeok; Kwon, Seong-Geun; Bae, Hyeon‐Min

doi:10.1109/cicc.2015.7338486

Cited by 3 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Static frequency dividers are able to offer robust operation over a wide frequency range, playing a critical role in various microwave applications such as quadrature signal generation [1,2,3], phase-locked loop (PLL) [4,5], clock and data recovery (CDR) [6], time-interleaved analog-to-digital converter (ADC) systems [7,8] and other wireless communication fields [9,10]. Applications above generally require frequency division in wide operating bandwidth and at a relatively high rate as their performance continues to evolve, putting forward demands for the design and fabrication of high-speed broadband static frequency dividers.…”

Section: Introductionmentioning

confidence: 99%

A broadband static frequency divider up to 62GHz in InP DHBT with capacitive degeneration

Xiao

Zhen

Cao

et al. 2022

IEICE Electron. Express

View full text Add to dashboard Cite

A broadband static frequency divider fabricated in a 165 GHz f t 0.8 µm InP DHBT process is described. Capacitive degeneration technique is adopted, extending the operating bandwidth with little increase in power consumption and area occupancy. The device characteristics are analyzed to achieve high device f t utilization. The chip occupies 0.484 mm×0.44 mm and consumes 380 mW from dual supplies of −2.5 V and −3.5 V. The measured input-referred self-oscillation frequency (SOF) is 56 GHz, and the output power locates in −5.87∼1.87 dBm. With single-ended sinewave input, the divider is operational in 2∼62 GHz, exhibiting a 0.36f t frequency range.

show abstract