A Cost Effective Security Technology Integrated with RFID Based Automated Toll Collection System

Hossain, Rafiya; Ahmed, Moonmoon; Zaman, Hasan U.

doi:10.25046/aj0203217

Cited by 1 publication

(1 citation statement)

References 5 publications

(5 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The revolution in semiconductor industry have resulted in producing modern compact, smart and intelligent electronic devices where performance of microelectronic circuits plays crucial role [1][2][3][4][5][6][7][8][9][10]. Hence, optimization of performance parameters of integrated circuits is a must.…”

Section: Introductionmentioning

confidence: 99%

Performance Improvement of 4-Bit Static CMOS Carry Look-Ahead Adder Using Modified Circuits for Carry Propagate and Generate Terms

Hasan¹,

Islam²,

Ahmed³

2019

CSSP

View full text Add to dashboard Cite

Carry Look-Ahead Adder (CLA) is considered as one of the most widely used adder topologies which are used in high performance computing systems. In this research, an improved version of 4-bit CLA adder has been proposed. Performance improvement of 4-bit CLA adder has been made by using hybrid AND and XOR gates in the input side for generating carry propagate and carry generate terms. The CLA circuits are kept exactly the same as the conventional one. Performance of the proposed modified 4-bit CLA adder has been evaluated and compared with the conventional design using Cadence tools in 90 nm technology node. Performance has been evaluated and compared in terms of average power, propagation delay and power delay product. The proposed modified design exhibited significant improvement in performance while compared with the conventional one. Enhancement done by the proposed 4-bit CLA adder design in average power, propagation delay and PDP were 14.96%, 11.76% and 25.32% respectively. In addition to performance enhancement, transistor count require for the proposed design is quite less compared to the conventional design which result in less surface area on chip. Moreover, less transistor count accounts for less power dissipation. Hence, utilizing the proposed design in modern high-performance computing systems would bring about high-performance improvements.

show abstract