A comparison of FIR filter implementations based on two's complement and residue number arithmetic

A reconfigurable systolic array architecture for multicarrier wireless applications

“…However, outputs generated from an RNA based multiplier circuit need to be converted back to binary form which involves a complex computation process. Large logic resources required by the implementation of an RNA decoder would increase area as well as affect the multiplier circuit throughput performance [Ho'95].…”