2021 13th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo) 2022
DOI: 10.1109/emccompo52133.2022.9758599
|View full text |Cite
|
Sign up to set email alerts
|

A Comparison Among DPI Immunities of Multi-Stage CSVCOs and Ring Oscillators

Abstract: This paper evaluates & compares, through electrical simulation, the immunity of multi-stage current starved voltage controlled oscillators (CSVCOs) and ring oscillators (ROs) submitted to direct power injection (DPI). All circuits were designed and simulated in the 180 nm 5 V XFAB-SOI process, with matching dimensions. The failure criteria selected were the output frequency, peak-to-peak voltage and DC offset voltage. Results demonstrated, that CSVCOs were sucsceptible at lower DPI frequencies, while the ROs w… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
5
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
5

Relationship

4
1

Authors

Journals

citations
Cited by 5 publications
(9 citation statements)
references
References 13 publications
0
5
0
Order By: Relevance
“…1). They were integrated, among other structures, into the 1.52 mm × 1.52 mm PETER ESEO research die [23], which was fabricated in silicon-on-insulator (SOI) CMOS 180 nm 5 V technology. They were designed to have matching aspect ratios and generate sinusoidal signals with stable output frequencies.…”
Section: A Ic and Pcb Design Descriptionmentioning
confidence: 99%
“…1). They were integrated, among other structures, into the 1.52 mm × 1.52 mm PETER ESEO research die [23], which was fabricated in silicon-on-insulator (SOI) CMOS 180 nm 5 V technology. They were designed to have matching aspect ratios and generate sinusoidal signals with stable output frequencies.…”
Section: A Ic and Pcb Design Descriptionmentioning
confidence: 99%
“…For this analysis, two conventional three-stage oscillators, a CSVCO and RO were selected. They are integrated, among other circuits, into the 1.52 mm × 1.52 mm PETER_ESEO research die [29], which is fabricated in silicon-on-insulator (SOI) CMOS 180 nm 5 V technology through the XFAB foundry. They were designed to have matching aspect ratios and fixed output frequency values.…”
Section: A Ic Design Descriptionmentioning
confidence: 99%
“…The output of each oscillator was monitored, for the input EM disturbances having the same random phase, at ambient and at extreme temperatures. The oscillators under study were susceptible to single-tone EM disturbances from 100 MHz to 1 GHz [29]. Within this range a total of 10 single-tone EMI frequencies were selected with a step size of 100 MHz.…”
Section: A Multitone Test Setup Descriptionmentioning
confidence: 99%
“…A VCO is generally used to drive internal blocks such as phase locked loops. The PETER ESEO IC is designed to be manufactured in silicon-on-insulator CMOS 5 V using 180 nm technology kit, provided by the XFAB foundry [20]. The function of the CSVCO is to provide an output voltage at a nominal frequency of F 1 = 703 MHz, for a given control input V C = 1.8 V and isolated supply voltage…”
Section: A Model Descriptionmentioning
confidence: 99%
“…The frequencies for the multitone simulations were selected from the range 50-950 MHz as this CSVCO design was found to be susceptible in this band in an earlier study [20] and is within the frequency scope of [1].…”
Section: A Model Descriptionmentioning
confidence: 99%