2020 IEEE Symposium on VLSI Circuits 2020
DOI: 10.1109/vlsicircuits18222.2020.9162776
|View full text |Cite
|
Sign up to set email alerts
|

A Compact 14 GS/s 8-Bit Switched-Capacitor DAC in 16 nm FinFET CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…We further evaluate the power consumption for static inference tasks, where the weights can be considered constant. We assumed the power required for sending and receiving an optical signal of 13.3 pJ/clock, which includes the power of an ADC, 55 a digital-to-analog converter (DAC), 56 and other components of optical interconnection such as lasers, transimpedance amplifiers, and PDs (see the Supporting Information, Section VII). In addition, the power of phase shifters should be taken into account.…”
Section: ■ Resultsmentioning
confidence: 99%
“…We further evaluate the power consumption for static inference tasks, where the weights can be considered constant. We assumed the power required for sending and receiving an optical signal of 13.3 pJ/clock, which includes the power of an ADC, 55 a digital-to-analog converter (DAC), 56 and other components of optical interconnection such as lasers, transimpedance amplifiers, and PDs (see the Supporting Information, Section VII). In addition, the power of phase shifters should be taken into account.…”
Section: ■ Resultsmentioning
confidence: 99%