2012
DOI: 10.1109/tmtt.2012.2184134
|View full text |Cite
|
Sign up to set email alerts
|

A CMOS Distributed Amplifier With Distributed Active Input Balun Using GBW and Linearity Enhancing Techniques

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
15
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 50 publications
(15 citation statements)
references
References 28 publications
0
15
0
Order By: Relevance
“…In order to improve the gain of the DA, multi-stage amplifiers are adopted as the gain stage [27], [36]- [39]. Bandwidth enhancement techniques [40], [41] can be employed to avoid bandwidth limitation by inter-stage parasitic capacitances.…”
Section: A Da Using Improved Gain Stagesmentioning
confidence: 99%
“…In order to improve the gain of the DA, multi-stage amplifiers are adopted as the gain stage [27], [36]- [39]. Bandwidth enhancement techniques [40], [41] can be employed to avoid bandwidth limitation by inter-stage parasitic capacitances.…”
Section: A Da Using Improved Gain Stagesmentioning
confidence: 99%
“…As the signal swing increases, the nonlinearity of active devices has to be considered, which limits the linear output power of the DPA. According to the principle of the LS MGTR, the transfer function of drain current i D with respect to gate voltage v G can be expressed as (3), where the integral part is employed to take into account the higher order terms: id(vg)=inormald1+inormald2+inormald3 where i d1 , i d2 , and i d3 denote the variations of drain current i D related to the first order, the second order, and the higher orders of the gate voltage variation v g , respectively, which can be expressed as following: inormald1=Gnormalm1vginormald2=12Gnormalm2vg2inormald3=1120vnormalg(vgx)2Gm3false(x+VnormalGfalse)dx where G m1 , G m2 , and G m3 are used to differentiate with the small‐signal polynomial coefficients. For the transistor with the gate width of 60 μm, the simulated i d3 with respect to the perturbations of gate voltage v G at different V G bias voltages is given in Figure A based on the BSIM3v3 nonlinear MOSFET model.…”
Section: Circuit Designmentioning
confidence: 99%
“…In 2012, Jahanian and Heydari [18] presented a CMOS DA with distributed active input balun that achieves a GBW product of 818 GHz, while improving linearity. Each cell within the DA employs dual-output two-stage topology that improves gain and linearity without adversely affecting BW and power.…”
Section: In 2009 Moez and Elmasrymentioning
confidence: 99%
“…The concurrent tri-band PA design is based on the DA structure with capacitive coupling to enable large device size, while maintaining wide BW, gain cells with the enhanced-gain peaking inductor, and negative-resistance active notch filters for improved tri-band gain response. The concurrent tri-band PA exhibits measured small-signal gain around 15.4, 14.7 and 12.3 dB in the low band (10)(11)(12)(13)(14)(15)(16)(17)(18)(19), midband (23-29 GHz), and high band (33-40 GHz), respectively.…”
Section: In 2013 Kao Et Al [20]mentioning
confidence: 99%