A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation

Jung, Doohwan; Li, Sensen; Park, Jong Seok; Huang, Tzu-Yuan; Zhao, Huan; Wang, Hua

doi:10.1109/jssc.2019.2953832

Cited by 25 publications

(15 citation statements)

References 43 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The measurement setup is shown in Fig. 25 All the on-chip power consumptions (e.g. the PA array, encoders, deserializers, frequency divider, and sign map) are included for the system efficiency calculation.…”

Section: Measurement Resultsmentioning

confidence: 99%

“…The Doherty PA exhibits efficiency enhancement at PBO and high average efficiency, which is demanded in modern wireless transmitter systems. To further improve the PBO efficiency, the multi-ways Doherty [22]- [25] and Class-G Doherty PAs [29], [30] are introduced with multiple efficiency peaks at PBO. Fig.…”

Section: A Review Of Multi-way Doherty and Class-g Doherty Pamentioning

confidence: 99%

“…To further improve the PA efficiency at deep PBO levels, several techniques are introduced. Multi-ways Doherty [22]- [25] achieves multiple efficiency peaks at PBOs with a relatively larger size. Power-controlled outphasing architecture [26]- [28] adopts two efficient PAs amplifying modulation signals with a constant envelope decomposed from the input signal.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

A Quadrature Digital Power Amplifier With Hybrid Doherty and Impedance Boosting for Complex Domain Power Back-Off Efficiency Enhancement

Qian

Yang

Zhou

et al. 2021

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

A quadrature digital power amplifier (PA) with hybrid Doherty and impedance boosting (HDIB) technique is presented for deep power back-off (PBO) efficiency enhancement in the complex domain. Less power-combining ways and dc power supplies are required for proposed PA comparing to previously reported works with deep PBO efficiency enhancement. A reconfigurable matching network (RMN) based on a novel reconfigurable transformer is proposed with more freedom to achieve a flexible load impedance tuning range of the sub-PAs. The characteristics of the reconfigurable transformer based on tunable inductors are analyzed. Efficiency enhancement is achieved at 3-/6-/9-/12-/15-dB PBOs without any supply switching or PA short-switches. The PA is fabricated in 40-nm CMOS technology with a core size of 0.83 mm 2 . Operating at 2.3-3.4 GHz, it introduces 24.2-dBm peak P out with 38.5% peak drain efficiency (DE) at 2.8 GHz. It achieves 38.5%/29.6%/18.4% at 2.8 GHz and 34.7%/26.6%/17.8% DE at 3.3 GHz for 0-/6-/12-dB PBO, 39.3%/29.5%/14.9% at 2.8 GHz, and 35.3%/27.9%/15.9% DE at 3.3 GHz for 3-/9-/15-dB PBO, respectively. For 10-MHz 256-QAM modulation signal, it delivers 16.22-/15.50-dBm average P out with EVM of −32.3/−33.0 dB, average DE of 24.6%/22.7%, and ACLR of −33.20/−31.54 dBc at 2.8/3.3 GHz, respectively. For 20-MHz 64 QAM modulation signal, it exhibits 16.42-/15.52-dBm average P out with EVM of −29.1/−29.3 dB, average DE of 24.9%/22.78%, and ACLR of −30.78/−30.74 dBc at 2.8/3.3 GHz, respectively.

show abstract

Section: Measurement Resultsmentioning

confidence: 99%

Section: A Review Of Multi-way Doherty and Class-g Doherty Pamentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Quadrature Digital Power Amplifier With Hybrid Doherty and Impedance Boosting for Complex Domain Power Back-Off Efficiency Enhancement

Qian

Yang

Zhou

et al. 2021

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

show abstract

“…These modulation schemes feature a high peak-to-average-power ratio (PAPR) (e.g., >10 dB), which requires the DTX to operate in deep power back-off (DPBO), degrading its average efficiency. Many efficiencyenhancement techniques, such as out-phasing [27]- [29], envelop-tracking (ET) [30], and Doherty [31]- [37], are currently adopted in various DPA topologies to enhance their efficiency at DPBO. Two-way Doherty DPAs (DDPAs) are popular due to their less complicated baseband processing and handling large modulation bandwidth, but they typically enhance efficiency at 6 dB PBO.…”

mentioning

confidence: 99%

“…However, it is incredibly challenging to implement an N-way DDPA since incorporating more DPA banks leads to excessive power combiner losses. In [31], a three-way DDPA architecture with decent overall linearity/efficiency performance has been reported.…”

mentioning

confidence: 99%

A Wideband Four-Way Doherty Bits-In RF-Out CMOS Transmitter

Beikmirza

Shen

Vreede

et al. 2021

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

We present a wideband, 12-bit four-way Doherty Cartesian digital transmitter (DTX) featuring an innovative 50%-LO signed I/ Q interleaved up-conversion technique that enables close to perfect orthogonal I/ Q summation. The DTX incorporates a compact four-way lumped-element Doherty power combining network to enhance its average efficiency at deep power back-off (DPBO). It comprises a signed second-order hold (SOH) interpolation filter to suppress the sampling spectral replicas significantly. The proposed DTX is realized in a 40-nm bulk CMOS and delivers a peak output power of 27.54 dBm with drain and system efficiencies of 46.35% and 30.77%, respectively, at 5.3 GHz. At 12 dB DPBO, the realized DTX demonstrates a drain efficiency (DE) of 41.74%-39.27% in a 5.2-5.5 GHz band, respectively. Its intrinsic I/ Q image, LO leakage, and C-IMD3/H 3BB for a 200 MHz tone spacing over a 4.8-6.2 GHz band are −64, −65, and −69 dBc, respectively, without calibration. Applying a simple memoryless 2 × 1-D digital pre-distortion, its error vector magnitude and adjacent channel leakage ratio are lower than −31 dB and −39 dBc, respectively, for a six-carrier "40 MHz 256-QAM OFDM" signal with 18 dBm average output power and a 41% average DE. The signed SOH functionality is verified employing a four-carrier "80 MHz 512-QAM OFDM" signal with spectral purity of better than −35 dBc, while its baseband sampling frequency is 675 MHz.

show abstract

Digital-intensive RFIC design techniques for transmitters in ISSCC 2023

Yin¹,

Xu²

2023

J. Semicond.

View full text Add to dashboard Cite

A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation

Cited by 25 publications

References 43 publications

A Quadrature Digital Power Amplifier With Hybrid Doherty and Impedance Boosting for Complex Domain Power Back-Off Efficiency Enhancement

A Quadrature Digital Power Amplifier With Hybrid Doherty and Impedance Boosting for Complex Domain Power Back-Off Efficiency Enhancement

A Wideband Four-Way Doherty Bits-In RF-Out CMOS Transmitter

Digital-intensive RFIC design techniques for transmitters in ISSCC 2023

Contact Info

Product

Resources

About