2021
DOI: 10.1109/tns.2021.3123335
|View full text |Cite
|
Sign up to set email alerts
|

A Body-Biasing Technique for Single-Event Transient Mitigation in 28-nm Bulk CMOS Process

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 24 publications
0
1
0
Order By: Relevance
“…7,8) Layout-based radiation hardening techniques can alleviate the single-event effect to some extent for both N-type metal-oxide-semiconductor (NMOS) and P-type metal-oxide-semiconductor (PMOS). [9][10][11] Some reported work has shown that the transistor stacking causes a SET cross-section reduction of about 66.3% at 2.5 MeV•cm 2 mg −1 for the NOR logic gate, 12) and 18.6% reduction of SET pulse width is obtained in inverter by adjusting the NMOS transistor placement. 13) Although the hardened designs decrease the effects of SET on standard cells, the results mainly reflect an average level.…”
Section: Introductionmentioning
confidence: 99%
“…7,8) Layout-based radiation hardening techniques can alleviate the single-event effect to some extent for both N-type metal-oxide-semiconductor (NMOS) and P-type metal-oxide-semiconductor (PMOS). [9][10][11] Some reported work has shown that the transistor stacking causes a SET cross-section reduction of about 66.3% at 2.5 MeV•cm 2 mg −1 for the NOR logic gate, 12) and 18.6% reduction of SET pulse width is obtained in inverter by adjusting the NMOS transistor placement. 13) Although the hardened designs decrease the effects of SET on standard cells, the results mainly reflect an average level.…”
Section: Introductionmentioning
confidence: 99%