With the aggressively scaled technology, the single-event transient (SET) in the integrated circuits is regarded as one of the critical threats to the system reliability, where the hardening efficiency strongly depends on the randomness of striking positions and process-voltage-temperature (PVT) variations. To enhance the SET robustness and improve the immunity to PVT variations, different layout-based hardening techniques are proposed and compared. Moreover, the tolerance of PVT for hardened layouts and the underlying physics reasons are investigated by technology-computer-aided-design (TCAD) simulations. The simulation reveals that the techniques combining the split active area (SAA), gapless well and source (GWS), and the selectively implanted deep N-well (SIDNW) enable to reduce the transient pulse width as well as mitigate the variations from PVT and hit position.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.