We report the observation and utilization of boron segregation in trench MOSFETs (UMOS) to reduce on-resistance. A trenched LOCOS process has been applied to a UMOS structure to reduce the gate-to-source overlap capacitance (C gs ), and it is observed that not only 40% reduction in C gs is achieved but also 45% reduction in specific on-resistance (R on,sp ). Figure of merit is improved by 58%. TSUPREM-4 doping profile simulation at the silicon and oxide interface revealed the presence of boron segregation. On-resistance reduction is attributed by the shortened vertical channel length due to boron segregation. Index Terms-Boron segregation, figure of merit (FOM), on-resistance, trench MOSFETs (UMOS), trenched LOCOS process.