Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's 2007
DOI: 10.1109/ispsd.2007.4294962
|View full text |Cite
|
Sign up to set email alerts
|

A 70V UMOS Technology with Trenched LOCOS Process to Reduce Cgs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2008
2008
2022
2022

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…2. The LOCOS UMOS achieved a breakdown voltage of 73 V and R on,sp = 85 mΩ · mm 2 at V gs = 3.5 V. The on-resistance reduced to R on,sp = 60 mΩ · mm 2 at V gs = 10 V [5].…”
Section: Resultsmentioning
confidence: 94%
“…2. The LOCOS UMOS achieved a breakdown voltage of 73 V and R on,sp = 85 mΩ · mm 2 at V gs = 3.5 V. The on-resistance reduced to R on,sp = 60 mΩ · mm 2 at V gs = 10 V [5].…”
Section: Resultsmentioning
confidence: 94%