2022 IEEE International Solid- State Circuits Conference (ISSCC) 2022
DOI: 10.1109/isscc42614.2022.9731622
|View full text |Cite
|
Sign up to set email alerts
|

A $64\times 64$-Pixel Flash LiDAR SPAD Imager with Distributed Pixel-to-Pixel Correlation for Background Rejection, Tunable Automatic Pixel Sensitivity and First-Last Event Detection Strategies for Space Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
8
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 11 publications
(8 citation statements)
references
References 2 publications
0
8
0
Order By: Relevance
“…There have been a number of different timing circuit architectures proposed in the literature. As an example, [22] presents a distributed digital silicon photomultiplier with a flexible detection strategy and auto-sensitivity with pixel-level TDCs, while [23] presents a per-SPAD TDC that records spatial cross correlation functions of entangled photon fluxes. In their direct TOF receiver, [24] divided the SPAD array into a number of predefined blocks, and allocated TDC resources to only one of the blocks implemented separately on-chip for each measurement.…”
Section: Related Workmentioning
confidence: 99%
“…There have been a number of different timing circuit architectures proposed in the literature. As an example, [22] presents a distributed digital silicon photomultiplier with a flexible detection strategy and auto-sensitivity with pixel-level TDCs, while [23] presents a per-SPAD TDC that records spatial cross correlation functions of entangled photon fluxes. In their direct TOF receiver, [24] divided the SPAD array into a number of predefined blocks, and allocated TDC resources to only one of the blocks implemented separately on-chip for each measurement.…”
Section: Related Workmentioning
confidence: 99%
“…With a different method, based on a smart accumulation technique by Yoshioka et al [14], the signal to noise ratio (SNR) is increased by merging the information from pixels observing similar regions of the scene. A different approach has been recently proposed by Manuzzato et al [15], where a per-pixel circuit is able to automatically decrease the SPAD sensitivity reducing the probability of saturation in case of high background intensities, favoring the detection of laser photons. Yet another technique is known as timegating, where by means of a search procedure several subranges of the scene are measured, increasing the SNR at the expense of an increased acquisition time [16].…”
Section: Introduction and Related Workmentioning
confidence: 99%
“…One strategy to reduce the bandwidth requirement on the amount of data which is transferred from the chip to the controller (usually an FPGA or µC) is to integrate the histogram, or part of it, directly on chip. Several solutions are proposed in the literature to integrate histogramming capability onchip [24], [30]- [38], but despite the advantage in bandwidth performance compared to other solutions where the histogram is built off-chip [12], [13], [15]- [17], still many limitations are present. In general, the on-chip realization of either a partial or full histogram requires additional area, which can be obtained by either reducing the fill factor or by using expensive 3Dstacked solutions.…”
Section: Introduction and Related Workmentioning
confidence: 99%
“…Single-photon avalanche diode (SPAD) pixels have been developed for time-of-flight (ToF) range image sensors [1][2][3][4][5]. In addition, photon-counting imaging has been proposed as a promising technology for image acquisition with noiseless readout and high dynamic range (HDR) [6][7][8][9].…”
Section: Introductionmentioning
confidence: 99%