2007 IEEE Custom Integrated Circuits Conference 2007
DOI: 10.1109/cicc.2007.4405843
|View full text |Cite
|
Sign up to set email alerts
|

A 60 GHz Power Amplifier in 90nm CMOS Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
16
0

Year Published

2008
2008
2019
2019

Publication Types

Select...
4
3
1

Relationship

1
7

Authors

Journals

citations
Cited by 28 publications
(16 citation statements)
references
References 9 publications
0
16
0
Order By: Relevance
“…g. 19. Block diagram of the 60-GHz transceiver in Fi transmitter, it is possible to implement a gigabit CMOS ansmitter with dc power consumption less than 200 mW tr Based on the 200-mW dc power budget, the output P 1dB of the transmitter is difficult to reach the maximum system output power limit, +10 dBm, unless we can design a high efficiency 60-GHz CMOS PA with 20% [10] or higher PAE or a MMW linearizer [23] for better linearity near saturation power output. The dc power consumption of transmitter blocks is plotted in Fig.…”
Section: A Power Amplifiermentioning
confidence: 99%
“…g. 19. Block diagram of the 60-GHz transceiver in Fi transmitter, it is possible to implement a gigabit CMOS ansmitter with dc power consumption less than 200 mW tr Based on the 200-mW dc power budget, the output P 1dB of the transmitter is difficult to reach the maximum system output power limit, +10 dBm, unless we can design a high efficiency 60-GHz CMOS PA with 20% [10] or higher PAE or a MMW linearizer [23] for better linearity near saturation power output. The dc power consumption of transmitter blocks is plotted in Fig.…”
Section: A Power Amplifiermentioning
confidence: 99%
“…But for high output power, the total width (W) needs to be large. This means that a large number of fingers need to be placed in parallel; the connections to all these fingers introduce lossy parasitics, reducing gain and efficiency [2].In order to simultaneously optimize the PA and transformers, the following systematic design algorithm is used: (i) An appropriate NMOS device size (W F =1μm, W=80μm in our design) and bias current (22mA) are selected, ensuring that the device is biased near peak f t current density (0.3mA/μm). The contours for constant 1dB compressed output power and power gain (Gp) are then plotted on a Smith chart and an optimum drain load impedance (Z OPT ) is chosen (Fig.…”
mentioning
confidence: 99%
“…However, very few CMOS mmwave power amplifiers (PAs) have been reported so far. Furthermore, most of the mm-wave PAs reported use bulky transmission lines [2,3], increasing silicon area and incurring higher substrate losses.We demonstrate a fully integrated 60GHz transformer-coupled two-stage differential power amplifier with single-ended input and output in 90nm digital CMOS with no RF process options. This work uses on-chip transformers for a 60GHz PA as an integrated CMOS solution.…”
mentioning
confidence: 99%
“…Thanks to load pull simulations the output was matched at the optimal load (R opt = 10 Ω) in order to deliver a maximum power at 60GHz. Stability criteria, isolation results are reported in table [1]. Large signal simulations, at 60GHz, were performed in Cadence environment.…”
Section: Circuit Designmentioning
confidence: 99%
“…In the ISM band, a 7GHz unlicensed bandwidth around 60GHz is employed [1] [2] [3] [4]. Communications systems are able to ensure 1-3 GBit/s for directional links using an ASK, PSK modulation, or using an Omni-directional link with OFDM modulation with a rate higher than 500Mbps [5].…”
Section: Introductionmentioning
confidence: 99%