2011 IEEE International Symposium of Circuits and Systems (ISCAS) 2011
DOI: 10.1109/iscas.2011.5937831
|View full text |Cite
|
Sign up to set email alerts
|

A 5s-time-constant temperature-stable integrator for a tuneable PID controller in LOC applications

Abstract: Abstract-In this paper, we present a novel, ultra-long-timeconstant analogue integrator for a PID controller in Lab-onChip (LOC) applications. A time constant of up to 5 seconds is achievable using a capacitance of only 18pF by exploiting transconductance reduction techniques involving current splitting and gm-attenuated OTA. Additionally, this architecture provides the ability to digitally tune the time constant from 200ms to 5s with 4-bit programmability. The design achieves a temperature dependance of 1.2% … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
4
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
2
2
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 12 publications
0
4
0
Order By: Relevance
“…There is a wide list of techniques in the literature, that makes it possible to achieve transconductances in the range of pA/V. Some examples include, bulk-driven inputs [15,16], drain-driven input [14], current division [17], floating gate structures [17], current steering [18], low-ratio current-mirroring [19], adaptive biasing [20], and Gm cancellation [21]. Most of the above-cited methods are based on a MOS transconductance (gate transconductance, g m , or bulk transconductance, g mb ) to convert the input voltage into a current signal [22].…”
Section: Introductionmentioning
confidence: 99%
“…There is a wide list of techniques in the literature, that makes it possible to achieve transconductances in the range of pA/V. Some examples include, bulk-driven inputs [15,16], drain-driven input [14], current division [17], floating gate structures [17], current steering [18], low-ratio current-mirroring [19], adaptive biasing [20], and Gm cancellation [21]. Most of the above-cited methods are based on a MOS transconductance (gate transconductance, g m , or bulk transconductance, g mb ) to convert the input voltage into a current signal [22].…”
Section: Introductionmentioning
confidence: 99%
“…To achieve time constants in the above range, large capacitances and low transconductances are needed. Circuit area limits capacitances to ≤1 pF, requiring transconductances on the order of 10 pS [4,5].…”
Section: Introductionmentioning
confidence: 99%
“…Since the time constants of Gm-C integrators are defined by the ratio C/Gm, reducing Gm allows lower frequencies while using moderated capacitances, and thus smaller die area. A variety of techniques have been proposed and combined in order to push Gm down to pA/V, including floating gate structures, low-ratio current mirroring, Gm-Gm −1 chains, current division [2], and Gm cancellation [3][4][5]. All of the above-mentioned solutions rely on an MOS transconductance (gate transconductance g m or bulk transconductance g mb ) to convert the input voltage into a current signal.…”
mentioning
confidence: 99%
“…Performance figures are summarised and compared with the other large time-constant integrators in Table 2, where the total harmonic distortion (THD) is computed for v in = 0.1V pp . When compared with continuous-time transconductors using complex techniques such as transconductance cancellation [5], current splitting, a g m -attenuated OTA [4], transconductance-transimpedance chaining [3], and even with circuits based on pseudo-resistors [1], the proposed technique allows mHz cutoff frequencies with the smallest reported capacitor.…”
mentioning
confidence: 99%