2017
DOI: 10.1109/jssc.2017.2717918
|View full text |Cite
|
Sign up to set email alerts
|

A 50 Gb/s 190 mW Asymmetric 3-Tap FFE VCSEL Driver

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
6
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
7
1
1

Relationship

2
7

Authors

Journals

citations
Cited by 38 publications
(11 citation statements)
references
References 15 publications
0
6
0
Order By: Relevance
“…As a result, there has been intense research investigating methods to mitigate the non-linearity and the implementation of non-linear equalization methods in such links. Such methods include asymmetric feedforward equalizers [2][3][4][5][6][7][8] and non-linear equalization based on Volterra series equalizers [9][10][11][12], look up tables [13][14][15][16], or machinelearning algorithms [17][18][19][20]. However, all these methods are complex, power hungry and require some sort of digital signal processing (DSP) either at the transmitter or the receiver.…”
Section: Introductionmentioning
confidence: 99%
“…As a result, there has been intense research investigating methods to mitigate the non-linearity and the implementation of non-linear equalization methods in such links. Such methods include asymmetric feedforward equalizers [2][3][4][5][6][7][8] and non-linear equalization based on Volterra series equalizers [9][10][11][12], look up tables [13][14][15][16], or machinelearning algorithms [17][18][19][20]. However, all these methods are complex, power hungry and require some sort of digital signal processing (DSP) either at the transmitter or the receiver.…”
Section: Introductionmentioning
confidence: 99%
“…One of the options to mitigate this issue would be to use digital equalization at the receiver level [39]. Another option that is widely used in communication systems is to distort the seed signal with transmitter pre-emphasis [40], so that the aforementioned '0'bits (or '1'bits) actually have a response below (or above, respectively) the decision threshold. These methods are of utter interest and will be evaluated in future work.…”
Section: A Transmission Results With Qclmentioning
confidence: 99%
“…Concerning the VCSEL design, Vertilas has already demonstrated, through its InP platform, 1.55 µm-VCSELs with a bandwidth up to 18 GHz and an optical power up to 4 mW at room temperature [3], [6], and the 1.3 µm solution presented in this manuscript achieves similar performance. Concerning the use of proper drivers, the majority of the proposed transmitters including driving circuits, drives the anode of the VCSEL to minimize the supply voltage for both the output and biasing stage [10]- [16]. Nevertheless, in all cases the driver circuit still operates at a lower supply voltage than the VCSEL or output stage.…”
Section: Introductionmentioning
confidence: 99%