2013 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM) 2013
DOI: 10.1109/bctm.2013.6798172
|View full text |Cite
|
Sign up to set email alerts
|

A 4.8–6.8GHz phase-locked loop with power optimized design methodology for dividers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2014
2014
2014
2014

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 7 publications
0
0
0
Order By: Relevance