2015 Symposium on VLSI Circuits (VLSI Circuits) 2015
DOI: 10.1109/vlsic.2015.7231335
|View full text |Cite
|
Sign up to set email alerts
|

A 3D stacked CMOS image sensor with 16Mpixel global-shutter mode and 2Mpixel 10000fps mode using 4 million interconnections

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2015
2015
2022
2022

Publication Types

Select...
5
5

Relationship

0
10

Authors

Journals

citations
Cited by 31 publications
(8 citation statements)
references
References 3 publications
0
8
0
Order By: Relevance
“…Finally, in the near future SPAD-based imagers could definetely take advantage of the advent of 3D-stacked fabrication technologies exploiting the co-integration of specialized CIS back-side illuminated sensing layer with deep-submicron digital CMOS. BSI-compatible SPADs offer higher sensitivity in the NIR region that combined with the stacking on advanced digital CMOS technologies will enable the realisation of pixel pitches in the order of a few micrometers and high fill factor [ 40 , 41 ]. At the same time efficient processing of the generated data flow will still be possible.…”
Section: Discussionmentioning
confidence: 99%
“…Finally, in the near future SPAD-based imagers could definetely take advantage of the advent of 3D-stacked fabrication technologies exploiting the co-integration of specialized CIS back-side illuminated sensing layer with deep-submicron digital CMOS. BSI-compatible SPADs offer higher sensitivity in the NIR region that combined with the stacking on advanced digital CMOS technologies will enable the realisation of pixel pitches in the order of a few micrometers and high fill factor [ 40 , 41 ]. At the same time efficient processing of the generated data flow will still be possible.…”
Section: Discussionmentioning
confidence: 99%
“…This model of the system provides an enhanced level of accuracy at the output with less amount of unwanted noise signal. The most effected parameter of this system is the channel resistance which in turn detoriates the overall performance of the system [35][36][37][38][39][40][41][42][43][44][45][46].…”
Section: Design and Implementation Of The Soc Based Smart Cmos Pixmentioning
confidence: 99%
“…Advancement of CMOS image sensor (CIS) technology and device integration, particularly backside illumination (BSI) technology and high-density wafer-to-wafer connection technology [4]- [6], allows implementation of a variety of HDR schemes within a practical pixel size. In this article, basic performance requirements to the automotive application are discussed in Section II, and the introduction of HDR technologies of CMOS image sensors and discussions for the automotive application will be given in Sections III and IV, respectively, and the conclusion will be given in Section V.…”
Section: Introductionmentioning
confidence: 99%