1995
DOI: 10.1109/4.475702
|View full text |Cite
|
Sign up to set email alerts
|

A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

1997
1997
2016
2016

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 16 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…When there are more than 2 V TH distributions, multiple basic reading operations are performed at different gate voltages. Historically, the first reading technique used the parasitic capacitor of the bitline to integrate cell's current [5][6][7].…”
Section: Readmentioning
confidence: 99%
“…When there are more than 2 V TH distributions, multiple basic reading operations are performed at different gate voltages. Historically, the first reading technique used the parasitic capacitor of the bitline to integrate cell's current [5][6][7].…”
Section: Readmentioning
confidence: 99%
“…Therefore, the transistor parameters, such as channel length, the oxide thickness, the threshold voltage, and the drain breakdown voltage, have to be tuned to sustain operation and the usual device scaling cannot be adopted for them. In order to solve this problem, a multitransistor process has been introduced for 3.3-V operation Flash memories [1], [2], [4], [5]. While a transistor is optimized with a device scaling for of 3 the program and the erase.…”
Section: Introductionmentioning
confidence: 99%