2012
DOI: 10.1109/jssc.2012.2206685
|View full text |Cite
|
Sign up to set email alerts
|

A 2T1C Embedded DRAM Macro With No Boosted Supplies Featuring a 7T SRAM Based Repair and a Cell Storage Monitor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

1
21
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 37 publications
(22 citation statements)
references
References 14 publications
1
21
0
Order By: Relevance
“…As mentioned above, the DRT of a 2T Gain-Cell suffers from significant variations, both global and local, as has been well documented and demonstrated in previous publications [2]- [4], including recent measurements by the authors [7]. However, the replica mechanisms described above are only designed to track the global variations and access statistics of the array.…”
Section: B Replica Technique Conceptmentioning
confidence: 85%
See 3 more Smart Citations
“…As mentioned above, the DRT of a 2T Gain-Cell suffers from significant variations, both global and local, as has been well documented and demonstrated in previous publications [2]- [4], including recent measurements by the authors [7]. However, the replica mechanisms described above are only designed to track the global variations and access statistics of the array.…”
Section: B Replica Technique Conceptmentioning
confidence: 85%
“…All of these factors are significantly affected by both environmental and manufacturing variations, as demonstrated in measurements by [3]. This results in a large spread of DRT distribution [2], [7], and as with any memory array, necessitates design for the worst cell. However, in addition to the effects of PVT variations, SN leakage currents are highly sensitive to the biasing level of WBL.…”
Section: Replica Technique For Auto-refresh Timing a Retention Tmentioning
confidence: 99%
See 2 more Smart Citations
“…The gain cells using three or more devices [3][4][5][6][7] may increase the data retention, but they carry considerable bit-area penalty. The gain cell in a hybrid structure of PMOS and NMOS [8] also consumes a spacious bit-area because of large well-towell space.…”
Section: Introductionmentioning
confidence: 99%