A 25-MHz Four-Phase SAW Hysteretic Control DC–DC Converter With 1-Cycle Active Phase Count

Lee, Bumkil; Song, Min Kyu; Maity, Arnab; Brian, D.

doi:10.1109/jssc.2019.2895240

Cited by 12 publications

(7 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…An expression for coupling factor can also be solved in terms of L SS_norm using (14), which offers a better way of choosing the k f value for a typical operating duty cycle range. The derived formula for k f at a given value for L SS_norm = x is expressed as…”

Section: Two-phase Coupled Inductor Analysismentioning

confidence: 99%

“…So, this restriction must be considered in the coupled inductors design. With a coupling factor of -0.37, the application of (14) shows that L SS_norm varies between a minimum of 100% to a maximum of 137% based on the operating duty cycle.…”

Section: Demonstrator Converter Designmentioning

confidence: 99%

“…Determining the number of phases for optimized overall inductor density is essential, especially for size-sensitive applications such as converters employing on-chip and copackaged inductors, as in [5] (1-4 phases), [6] (1-8 phases), [7] (1-4 phases), and [8] (16 phases). The interleaved buck has been widely investigated for various converter specifications and packaging technologies, e.g., [9], [10], [11], [12], [13], [14]. However, to the best of the authors' knowledge, the effect of adding more phases on the overall size of the passive components while considering practical limitations, such as the effect of wide input voltage range and limited current per phase, has not been addressed.…”

mentioning

confidence: 99%

See 2 more Smart Citations

Optimum Phase Count in a 5.4-W Multiphase Buck Converter Based on Output Filter Component Energies

Kandeel

O’Driscoll

O’Mathuna

et al. 2023

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

This article presents an analysis of low-power, multiphase interleaved buck converters to illustrate the extent to which adding more phases is beneficial for reducing the passive components' sizes. The analysis focuses on a typical converter application with a wide operating duty cycle range and requires good load transient. It is shown that by restricting the phase current ripple, the theoretical reduction in total inductor peak energy predicted for increased phase numbers is limited. The article assesses the benefit of inductor coupling and presents guidelines for coupling factor selection to avoid steady-state inductance roll-off over the wide input voltage range. Standard printed circuit board (PCB) manufacturing design rules are shown to place a practical phase count limit considering the reduction in total inductor size. PCB integrated, air-core solenoid and spiral inductors are implemented in both single-and two-phase 5.4 W, 20 MHz buck converter prototypes. When compared with single-phase designs, two-phase spiral inductors are 44% smaller, and the two-phase solenoid has a 54% lower loss. The two-phase prototype converter achieves better overall efficiency and peaks at almost 90% at V IN = 4.5 V, V OUT = 1.8 V, and F SW = 20 MHz.

show abstract

Section: Two-phase Coupled Inductor Analysismentioning

confidence: 99%

Section: Demonstrator Converter Designmentioning

confidence: 99%

mentioning

confidence: 99%

See 1 more Smart Citation

Optimum Phase Count in a 5.4-W Multiphase Buck Converter Based on Output Filter Component Energies

Kandeel

O’Driscoll

O’Mathuna

et al. 2023

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

show abstract

“…Based on (13), the new V pl_on and V pl_off in (6) are used instead of the conventional V pl , and the corresponding I pl_on and I pl_off in (7) are also used to replace the load current I L . Then,…”

Section: Switching Loss Analysis Using the New Miller Plateaumentioning

confidence: 99%

“…The power consumption of these devices needs to be minimized to prolong the battery lifetime and improve the usability in inaccessible environments, requiring highly efficient DC-DC converters. In recent years, the operating frequency of the converter has been continuously increasing [5][6][7][8] to achieve higher power efficiency, faster speed, and higher power density. In addition to the consideration of topologies and control strategies [9][10][11][12], the switching process and the switching loss of the power switches are playing more important roles in a high-frequency DC-DC converter.…”

Section: Introductionmentioning

confidence: 99%

Miller Plateau Corrected with Displacement Currents and Its Use in Analyzing the Switching Process and Switching Loss

et al. 2021

View full text Add to dashboard Cite

This paper reveals the relationship between the Miller plateau voltage and the displacement currents through the gate–drain capacitance (CGD) and the drain–source capacitance (CDS) in the switching process of a power transistor. The corrected turn-on Miller plateau voltage and turn-off Miller plateau voltage are different even with a constant current load. Using the proposed new Miller plateau, the turn-on and turn-off sequences can be more accurately analyzed, and the switching power loss can be more accurately predicted accordingly. Switching loss models based on the new Miller plateau have also been proposed. The experimental test result of the power MOSFET (NCE2030K) verified the relationship between the Miller plateau voltage and the displacement currents through CGD and CDS. A carefully designed verification test bench featuring a power MOSFET written in Verilog-A proved the prediction accuracy of the switching waveform and switching loss with the new proposed Miller plateau. The average relative error of the loss model using the new plateau is reduced to 1/2∼1/4 of the average relative error of the loss model using the old plateau; the proposed loss model using the new plateau, which also takes the gate current’s variation into account, further reduces the error to around 5%.

show abstract

High-power buck chip design for vehicle far/near headlights

Hsia

Sung-Keng

2022

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

A 25-MHz Four-Phase SAW Hysteretic Control DC–DC Converter With 1-Cycle Active Phase Count

Cited by 12 publications

References 11 publications

Optimum Phase Count in a 5.4-W Multiphase Buck Converter Based on Output Filter Component Energies

Optimum Phase Count in a 5.4-W Multiphase Buck Converter Based on Output Filter Component Energies

Miller Plateau Corrected with Displacement Currents and Its Use in Analyzing the Switching Process and Switching Loss

High-power buck chip design for vehicle far/near headlights

Contact Info

Product

Resources

About