2019
DOI: 10.1109/tcsi.2018.2860019
|View full text |Cite
|
Sign up to set email alerts
|

A 25–35 GHz Neutralized Continuous Class-F CMOS Power Amplifier for 5G Mobile Communications Achieving 26% Modulation PAE at 1.5 Gb/s and 46.4% Peak PAE

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 41 publications
(6 citation statements)
references
References 34 publications
0
5
0
Order By: Relevance
“…class-E, class-F). Papers (Ali et al, 2019;Li & Wang, 2018;Hamed et al, 2018) propose mm-wave DPAs although nanometer CMOS processes (ex. 45 nm, 28 nm) are utilized.…”
Section: Millimeter Wave Radio Frequency Power Amplifiermentioning
confidence: 99%
“…class-E, class-F). Papers (Ali et al, 2019;Li & Wang, 2018;Hamed et al, 2018) propose mm-wave DPAs although nanometer CMOS processes (ex. 45 nm, 28 nm) are utilized.…”
Section: Millimeter Wave Radio Frequency Power Amplifiermentioning
confidence: 99%
“…The published papers related to mm-wave PA research reveal an overall tendency of architectures which are used in frequency ranges above 25 GHz. Papers [63][64][65] present detailed mm-wave CMOS PA reviews distinguishing architecture types alongside their research results. According to the review tables in the latter papers, advanced PA architectures, such as DPA, ET/EER PA, TWA or outphasing PA, are rarely implemented at frequencies above 25 GHz in CMOS process node.…”
Section: Millimeter Wave Rf Pamentioning
confidence: 99%
“…The amplifier was operating at 2.2 V and delivered 40.7% PAE along with a gain of 10.3 dB and an output power of 17.1 dBm. Very recently, a 65 nm CMOS single-transistor Class-F power amplifier operable at 5G-millimeter-wave frequencies was reported in [7]. The 1.1 V driven power amplifier rendered 46.4% peak PAE, a power gain of 10 dB along with an output power of around 14.75 dBm.…”
Section: Introductionmentioning
confidence: 99%
“…The proposed design employs a "parasitic-aware" Class-F −1 harmonic control network connected at the drain terminal of the NMOS device. There are several Class-F −1 circuit topologies based on the LC network [6][7][8][9][10]; however, the proposed Class-F −1 LC-network is a new topology deduced using a novel iterative algorithm. A dual-purpose output matching network is incorporated in the design, which reinforces the waveform-shaping capability of the Class-F −1 harmonic network along with performing the typical task of output impedance matching.…”
Section: Introductionmentioning
confidence: 99%