2012 IEEE International Solid-State Circuits Conference 2012
DOI: 10.1109/isscc.2012.6177101
|View full text |Cite
|
Sign up to set email alerts
|

A 200mV 32b subthreshold processor with adaptive supply voltage control

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
20
0

Year Published

2014
2014
2019
2019

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 21 publications
(20 citation statements)
references
References 5 publications
0
20
0
Order By: Relevance
“…2. First, thanks to positive synchronous reference frame transformation, load current in synchronous reference frame can be derived as equation (2). It can be concluded all the (6k AE 1)th ðk ¼ 1; 2; 3 .…”
Section: Proposed Harmonic Dectetion Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…2. First, thanks to positive synchronous reference frame transformation, load current in synchronous reference frame can be derived as equation (2). It can be concluded all the (6k AE 1)th ðk ¼ 1; 2; 3 .…”
Section: Proposed Harmonic Dectetion Methodsmentioning
confidence: 99%
“…Extracting the Harmonics which need to be compensated as reference current determine the steady state compensation accuracy and dynamic response capability of the active power filter. The traditional method based on the instantaneous reactive power theory [2,3,4,5,6], when the load steps dynamically, the DClink voltage may jump greatly. The SDFT method based on the abc coordinate system has been widely used in harmonic refrence current calculation [6,7,8,9], but it has an inherent latency of 1 fundamental grid cycle [10,11], which makes the system dynamic performance becomes poor, reducing the compensation accuracy.…”
Section: Introductionmentioning
confidence: 99%
“…The essential elements considered in WL algorithm are erase count number (ECN) [2], using density [3] and garbage collection (GC) efficiency [4]. However, the effect of WL algorithms highly depends on the application environment [5]. Owing to the scaling of Flash technology, the variance across blocks or among the Flash pages within a block becomes increasingly significant.…”
Section: Recent Researches On Ssd's Reliability Optimizationmentioning
confidence: 99%
“…Also, the pages in a block deteriorate in different speeds. Jimenez et al in [7] suggested a wear unleveling (WU) method to alleviate the pressure in weak pages. However, the RBERs of Flash pages are determined by many factors and changing over time.…”
Section: Recent Researches On Ssd's Reliability Optimizationmentioning
confidence: 99%
“…Contrary to existing microcontroller solutions, such as [5], [6] and [7], the proposed design achieves greater performance for an equivalent overall system power, allowing faster data processing before returning to a low-power sleep state. The proposed Bellevue microcontroller is integrated into a 65nm ultra-low-power System-on-Chip (SoC), along with a CMOS image sensor (CIS) and power management unit (PMU) capable of energy harvesting.…”
Section: Introductionmentioning
confidence: 95%