2017 IEEE Asian Solid-State Circuits Conference (A-Sscc) 2017
DOI: 10.1109/asscc.2017.8240237
|View full text |Cite
|
Sign up to set email alerts
|

A 2.79-mW 0.5%-THD CMOS current driver IC for portable electrical impedance tomography system

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
14
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(14 citation statements)
references
References 11 publications
0
14
0
Order By: Relevance
“…More specifically, the number of the sampling points per one sinusoid period increases, requiring a larger memory to store a larger LUT [52]. To reduce the LUT size, adaptive quantizing techniques according to the signal scale can be used [53]- [58]. For example, in [53]- [57], when the current level at a certain sampling point is less than 2/3 of the peak current of the sinusoid, the quantization level is rounded off to the nearest multiple of two of the unit current cell.…”
Section: A Dac-based Sinusoidmentioning
confidence: 99%
See 3 more Smart Citations
“…More specifically, the number of the sampling points per one sinusoid period increases, requiring a larger memory to store a larger LUT [52]. To reduce the LUT size, adaptive quantizing techniques according to the signal scale can be used [53]- [58]. For example, in [53]- [57], when the current level at a certain sampling point is less than 2/3 of the peak current of the sinusoid, the quantization level is rounded off to the nearest multiple of two of the unit current cell.…”
Section: A Dac-based Sinusoidmentioning
confidence: 99%
“…As a result, the hardware complexity, including the LUT size, is reduced while keeping the low order harmonics less than the magnitude of the 63th harmonic, which is the main harmonic caused by the sampling operation. Similarly in [58], the linearity is further improved by a finer rounded-off. Although the complexity caused by high OSR can be mitigated to some extent by these methods [53]- [58], the maximum f SG is still limited by the required high clock speed for such high OSR.…”
Section: A Dac-based Sinusoidmentioning
confidence: 99%
See 2 more Smart Citations
“…Some research groups are investigating new schemes to improve the bandwidth by using multiple current injectors and voltmeters in parallel [372]. Other approaches employ active electrodes to mitigate the effects of parasitic capacitances [375,376]. The collaboration of technical experts, mathematicians, and clinicians will be necessary to make a trade-off between the hardware and software complexity and the precision performance.…”
Section: Future Challenges Of Bioimpedancementioning
confidence: 99%