A 12Gb/s 39dB loss-recovery unclocked-DFE receiver with bi-dimensional equalization

Pozzoni, M.; Erba, Simone; Sanzogni, D.; Ganzerli, M.; Viola, P.; Baldi, Daniele; Repossi, Matteo; Spelgatti, Giorgio; Svelto, F.

doi:10.1109/isscc.2010.5434006

Cited by 4 publications

(5 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For a BER of 10 , the horizontal eye opening is still 71.5/65.0/59.6% at 6/8/10-Gb/s data rates. The DFE receiver excluding the buffer draws 4.26 mA ( mA, mA, mA) at 1.5 V. The chip summary and comparison with the prior art (similar data rates) are given in Table I [4], [5], [14], [21] and plotted in Fig. 19(a) and (b) [2], [4], [5], [14], [21]- [29].…”

Section: Resultsmentioning

confidence: 99%

“…The DFE receiver excluding the buffer draws 4.26 mA ( mA, mA, mA) at 1.5 V. The chip summary and comparison with the prior art (similar data rates) are given in Table I [4], [5], [14], [21] and plotted in Fig. 19(a) and (b) [2], [4], [5], [14], [21]- [29]. The 10-11-Gb/s half-rate DFE receiver in [21] has achieved a FOM [1] of 0.015 pJ/bit/dB in a tiny area of 0.0012 mm , but the horizontal eye opening is limited to 11%/34% at 10 BER under 18/15-dB channel loss at Nyquist frequency.…”

Section: Resultsmentioning

confidence: 99%

“…This work focuses on an inductorless full-rate direct DFE receiver. A typical design [13], [14] (Fig. 2) normally consists of a linear equalizer and a full-rate one-tap direct DFE core that are separately designed and powered.…”

Section: Proposed Full-rate Direct Dfe Receiver With Merged Archimentioning

confidence: 99%

“…Comparing with the half-rate DFEs [4], [5], [12], the full-rate direct DFEs [13], [14] are more favored for its simple clocking, and compact layout fully benefitting from the and parasitic improvements of fine linewidth CMOS technologies. Structurally, only a summer for the input and tap feedback signals, and a data flip-flop (DFF) as the slicer are entailed.…”

mentioning

confidence: 99%

“…For instance, the DFE receiver in [13] merges the adder and slicer, boosting the operation speed to 20 Gb/s with a FOM of 0.171 pJ/bit/dB. Another way was to use an unclocked DFE receiver [8], [14] with a variable delay to accurately tune the feedback path for optimizing the horizontal eye opening. Yet, the power and area are still penalized due to the separately designed linear equalizer and DFE core.…”

mentioning

confidence: 99%

See 4 more Smart Citations

A 0.002-mm<formula formulatype="inline"><tex Notation="TeX">$^{2}$</tex> </formula> 6.4-mW 10-Gb/s Full-Rate Direct DFE Receiver With 59.6% Horizontal Eye Opening Under 23.3-dB Channel Loss at Nyquist Frequency

Chen

Mak

Zhang

et al. 2014

IEEE Trans. Microwave Theory Techn.

View full text Add to dashboard Cite

This paper reports a full-rate direct decision-feedback-equalization (DFE) receiver with circuit techniques to widen the data eye opening with competitive power and area efficiencies. Specifically, a current-reuse active-inductor (AI) linear equalizer is merged into a clocked-one-tap DFE core for joint-elimination of pre-cursor and long-tail post-cursors. Unlike the passive-inductor designs that are bulky and untunable, the AI linear equalizer offers orthogonally tunable low-and high-frequency de-emphasis. The clocked-one-tap DFE resolves the first post-cursor via return-to-zero feedback data patterns for sharper data transition (i.e., horizontal eye opening), and is followed by a D-flip-flop slicer to maximize the data height (i.e., vertical eye opening). A 10-Gb/s DFE receiver was fabricated in 65-nm CMOS. Measured over an 84-cm printed circuit board differential trace with 23.3-dB channel loss at Nyquist frequency (5 GHz), the achieved figure-of-merit is 0.027 pJ/bit/dB (power consumption/date rate/channel loss). At 10 bit error rate under 2 1 pseudorandom binary sequence, the horizontal and vertical eye opening are 59.6% and 189.3 mV, respectively. The die size is 0.002 mm .Index Terms-Active inductor (AI), analog one-tap nonreturn-to-zero (NRZ) feedback, bathtub curve, bit error rate (BER), channel loss, clocked-one-tap return-to-zero (RZ) feedback, CMOS, decision feedback equalization (DFE) receiver, horizontal eye opening, pseudorandom binary sequence (PRBS), vertical eye opening.

show abstract