A 12 bit 200 MS/s Zero-Crossing-Based Pipelined ADC With Early Sub-ADC Decision and Output Residue Background Calibration

The virtual ground reference buffer (VGRB) technique is introduced as a means to improve the performance of switched-capacitor circuits. The technique enhances the performance by improving the feedback factor of the op-amp without affecting the signal gain. The bootstrapping action of the level-shifting buffers relaxes key op-amp performance requirements including unitygain bandwidth, noise, open-loop gain and offset compared with conventional circuits. This reduces the design complexity and the power consumption of op-amp based circuits. Based on this technique, a 12b pipelined ADC is implemented in 65nm CMOS that achieves 67.0dB SNDR at 250MS/s and consumes 49.7mW of power from a 1.2V power supply.

show abstract

“…In [13] and [15], the op-amps are replaced, and in [3], an op-amp-based digital calibration scheme is presented.…”

Section: Measurement Resultsmentioning

confidence: 99%

“…Zero-crossing-based circuits (ZCBC) [9][10][11][12][13] are based on the insight that detecting the virtual ground node is more powerefficient than enforcing it with an op-amp in closed-loop. While energy efficient, managing signaldependent DC voltage drops across many switches requires considerable complexity [12].…”

Section: Introductionmentioning

confidence: 99%

A 12b 250 MS/s Pipelined ADC With Virtual Ground Reference Buffers

Boo

Boning

Lee

2015

IEEE J. Solid-State Circuits

Self Cite

View full text Add to dashboard Cite

show abstract

“…For DC input, V O 1 n + 1 2 = V O 1 n − 1 2 when the output voltage reaches the final value. Therefore by substituting Equation 8into Equation 11, and Equation 4into Equation 3, the following Equations (12) and (13) are obtained:…”

Section: Input Cls-based Offset and Finite-gain Compensated Sc Amplifiermentioning

confidence: 99%

“…Recently, several techniques have been developed to alleviate the finite gain error of op-amps in SC circuits, such as comparator-based SC (CBSC) circuits [11,12], digital circuits-based SC circuits, which are also called zero-crossing-detectors-based (ZCD) SC circuits [13][14][15] and digital calibration algorithms [16][17][18]. However, CBSC circuits introduce large offset errors and linearity problems due to the output overshoots and voltage drop on switches [19].…”

Section: Introductionmentioning

confidence: 99%

A Novel Offset and Finite-Gain Compensated Switched-Capacitor Amplifier with Input Correlated Level Shifting

Chen

Guo³

et al. 2019

Electronics

View full text Add to dashboard Cite

A novel offset and finite-gain compensated differential switched-capacitor(SC) amplifier is presented. Incorporating the correlated double sampling (CDS) technique and input correlated level shifting (CLS) technique together, the DC offset and DC gain error of SC amplifier are further reduced by a factor of op-amp DC gain compared with the conventional offset and finite-gain compensated SC amplifier. The effectiveness of the new scheme has been analyzed and verified by extensive simulations. An SC amplifier with the proposed scheme is designed in 130 nm CMOS technology. Simulated results show that with an op-amp having a low DC gain of 30 dB and an input offset of 10 mV, the proposed SC amplifier achieves an output offset and DC-gain error of 154 µV and 0.05%, respectively, which are significantly improved compared with 1.155 mV and 0.42% achieved in the conventional SC amplifier.

show abstract

“…Process scaling and synthesizability make digital calibration favorable in digital processes. In(59), the authors calibrate the residue range and comparator offset. However, the linearity of the DAC is not calibrated, which could…”

mentioning

confidence: 99%

Built-in self-test and self-calibration for analog and mixed signal circuits

Chen

2019

2019 IEEE International Test Conference (ITC)

View full text Add to dashboard Cite

A 12 bit 200 MS/s Zero-Crossing-Based Pipelined ADC With Early Sub-ADC Decision and Output Residue Background Calibration

Cited by 39 publications

References 17 publications

A 12b 250 MS/s Pipelined ADC With Virtual Ground Reference Buffers

A 12b 250 MS/s Pipelined ADC With Virtual Ground Reference Buffers

A Novel Offset and Finite-Gain Compensated Switched-Capacitor Amplifier with Input Correlated Level Shifting

Built-in self-test and self-calibration for analog and mixed signal circuits

Contact Info

Product

Resources

About