A 100 MHz 1920&amp;#x00D7;1080 HD-Photo 20 frames/sec JPEG XR encoder design

Chien, Ching-Yen; Huang, Sheng‐Chieh; Lin, Shu-Ping; Huang, Yu‐Chieh; Chen, Yi-Cheng; Chou, Lei-Chun; Chuang, T. J.; Chang, Yanxun; Pan, Chia-Ho; Chen, Liang-Gee

doi:10.1109/icip.2008.4712022

Search citation statements

Order By: Relevance

Paper Sections

Select...

Soft Processor Based Hardware Design Of Lbt1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2010

2016

Publication Types

Select...

Other2

Book1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

(1 citation statement)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Application specific hardware for LBT provides excellent performance but up-gradation of hardware design is difficult because it requires remodeling of whole hardware design. Pipeline implementation of LBT also provides outstanding performance but due to sequential nature of LBT, it requires large amount of memory usage [10][11][12]. In this section, we describe a soft embedded processor based implementation of LBT.…”

Section: Soft Processor Based Hardware Design Of Lbtmentioning

confidence: 99%