1999
DOI: 10.1109/77.783717
|View full text |Cite
|
Sign up to set email alerts
|

A 10 GHz digital amplifier in an ultra-small-spread high-J/sub c/ Nb/Al-AlOx/Nb integrated circuit process

Abstract: We describe a Josephson amplifier fabricated in a high-J, process, which is operational to speeds of at least 10 GHz, the highest reported for a voltage-state amplifier. The amplifier converts -200 pV digital signals to -5 mV at 10 GHz and could be used as an interface between two superconducting systems. The bit-error-rate of the circuit was -5 x at 5 GHz, the lowest reported; bit-error-rate measurements at 10 GHz were not possible. A high-J, process which was used to fabricate the amplifier was developed at … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
6
0

Year Published

2001
2001
2013
2013

Publication Types

Select...
8

Relationship

1
7

Authors

Journals

citations
Cited by 22 publications
(7 citation statements)
references
References 11 publications
0
6
0
Order By: Relevance
“…A group at the University of California at Berkeley has developed a latching driver that produced a 4-mV output at 10 GHz. They also achieved a low BER of 5 10 at 5 GHz [9]. A driver developed by TRW has produced an output of about 7 mV at 6.2 Gb/s [10].…”
Section: Introductionmentioning
confidence: 95%
“…A group at the University of California at Berkeley has developed a latching driver that produced a 4-mV output at 10 GHz. They also achieved a low BER of 5 10 at 5 GHz [9]. A driver developed by TRW has produced an output of about 7 mV at 6.2 Gb/s [10].…”
Section: Introductionmentioning
confidence: 95%
“…These requirements can be observed in latching circuits such as the Manuscript 10 Gb/s latch described in [1], the Suzuki stack [2], [3], and even the HUFFLE [4]. A second classification of circuits, SFQ voltage multipliers [5]- [7], have relevance in the present context.…”
Section: Introductionmentioning
confidence: 99%
“…For an SS with eight Josephson junctions, a data rate of 10 Gb s −1 was demonstrated with a bit-error-rate (BER) of 1.4×10 −9 [14]. A smaller version with only four Josephson junctions in the stack was operated at the same data rate at a much lower BER of 5 × 10 −12 [15]. Larger stacks tend to operate less stably.…”
Section: Introductionmentioning
confidence: 99%
“…The circuit concept does not well tolerate parameter variations. Thus the SS was even used to qualify the process quality of an excellent low-spread niobium based fabrication process [15]. We describe an in-depth study of several design aspects of the SS to enable its reliable operation in practical applications.…”
Section: Introductionmentioning
confidence: 99%