2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No
DOI: 10.1109/iscas.2000.857461
|View full text |Cite
|
Sign up to set email alerts
|

A 1 GHz CMOS transimpedance amplifier for chip-to-chip optical interconnects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
4
0

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 13 publications
(5 citation statements)
references
References 6 publications
1
4
0
Order By: Relevance
“…It is clear that the results obtained with the new CB designs are superior to those reported in (Toumazou and Park, 1996) and in (Park and Yoo, 2003). Also, these results are better than those reported in (Haralabidis et al, 2000) and fairly approach those obtained with GaAs MESFET and InP-HBT (Huber et al 2000;Yoneyama et al 2000;Minasian, 1987). Figure 7 shows the transient response of the previous CB TIA designs when driven by a 2.5 Gbps input current pulse train.…”
Section: Noise Analysissupporting
confidence: 59%
“…It is clear that the results obtained with the new CB designs are superior to those reported in (Toumazou and Park, 1996) and in (Park and Yoo, 2003). Also, these results are better than those reported in (Haralabidis et al, 2000) and fairly approach those obtained with GaAs MESFET and InP-HBT (Huber et al 2000;Yoneyama et al 2000;Minasian, 1987). Figure 7 shows the transient response of the previous CB TIA designs when driven by a 2.5 Gbps input current pulse train.…”
Section: Noise Analysissupporting
confidence: 59%
“…It is clear that the results obtained with the new CB designs are superior to those reported in [3] and [8]. Also, these results are better than those reported in [9] and fairly approach those obtained with GaAs MESFET and InP-HBT [6], [10], and [11]. Figure 7 shows the transient response of the previous CB TIA designs when driven by a 2.5 Gbps input current pulse train.…”
Section: Figure 6 Total Mean Input-referred Noise Current Versus Frementioning
confidence: 56%
“…Several circuit techniques have been proposed to relax the effect of the large input parasitic capacitance by using different input configuration, such as common gate/base (CG/CB) [2], regulated cascade (RGC) [1], common drain/collector (CD/CC) [3], and common source/ emitter (CS/CE) [4]. Although CG/CB and RGC input configurations, due to their low input impedances, are more efficient than CS/CE and CD/CC in relaxing the effect of parasitic input capacitance; while they suffer from high noise contribution of the load and input transistors [2].…”
Section: Tia Topologymentioning
confidence: 99%