A 1/3" progressive scan 1280(H)×960(V) FT-CCD for digital still camera applications

Bosiers, Jan T.; Beorsma, Y.A.; Kleimann, A.C.; Verbugt, D.W.; Peek, H.L.; Sijde, A.G. van der

doi:10.1109/iedm.1997.650306

Cited by 8 publications

(4 citation statements)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A higher ratio of subsampling, both with or without binning, (e.g 1 : 11, to achieve an image of 242 lines), can be simply achieved by modifying the pulse patterns. The principle of operation is identical to the vertical subsampling at the image-storage transition presented in [6].…”

Section: E Sensor Modes Of Operationmentioning

confidence: 99%

See 1 more Smart Citation

A 35-mm format 11 M pixel full-frame CCDfor professional digital still imaging

Bosiers¹,

Dillen²,

Draijer³

et al. 2003

IEEE Trans. Electron Devices

Self Cite

View full text Add to dashboard Cite

show abstract

Section: E Sensor Modes Of Operationmentioning

confidence: 99%

“…The RC-times can be significantly reduced by adding metal strapping [6], but this would increase the number of process steps, and thus decrease the yield for these very large devices. An alternative solution is to use higher clock levels for the image clocks during transport, compared to integration.…”

Section: Influence Of Transport Clock Voltage and Frequencymentioning

confidence: 99%

A 35-mm format 11 M pixel full-frame CCDfor professional digital still imaging

Bosiers¹,

Dillen²,

Draijer³

et al. 2003

IEEE Trans. Electron Devices

Self Cite

View full text Add to dashboard Cite

show abstract

“…The basic architecture of a FT-CCD imager for DSC is presented in Fig. 1 [4]. It contains an image section, a storage section with a reduced number of lines, a readout register, and an output amplifier.…”

Section: Concept Of Ft-ccd Imager For Dscmentioning

confidence: 99%

Frame transfer CCDs for digital still cameras: concept, design, and evaluation

Bosiers¹,

Kleimann²,

Kuijk³

et al. 2002

IEEE Trans. Electron Devices

Self Cite

View full text Add to dashboard Cite

Digital still cameras are becoming a widely used alternative for conventional silver-halide cameras. This paper presents first the concept of frame-transfer CCD imagers designed for consumer digital cameras. Next, the different modes of operation are explained in detail and compared with alternative approaches. Finally, extensive evaluation results on four different imagers using this new concept are presented. It will be demonstrated that the flexible modes of operation, the high dynamic range, and excellent optical properties of FT-CCDs make them very suited for this type of electronic imaging.

show abstract

“…Over the last several years, researchers have demonstrated CMOS imaging arrays [7]- [9] with performance approaching that of charge-coupled-device (CCD)-based imagers for desktop and multimedia applications [11], [12]. A quantitative study of CMOS photogate sensors [10] shows that these devices can perform as well as CCD imagers in terms of sensitivity if quantum efficiency can be increased and dark current reduced.…”

Section: Introductionmentioning

confidence: 99%

A 200 mW 3.3 V CMOS color camera IC producing 352×288 24 b video at 30 frames/s

Loinaz¹,

Singh²,

Blanksby³

et al.

1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)

View full text Add to dashboard Cite

A digital color camera has been monolithically realized in a standard 0.8-m CMOS technology. The chip integrates a 354 2 2 2 292 photogate sensor array with a unity-gain column circuit, a hierarchical column multiplexer, a switched-capacitor programmable-gain amplifier, and an 8-b flash analog/digital converter together with digital circuits performing color interpolation, color correction, computation of image statistics, and control functions. The 105-mm 2 chip produces 24-b RGB video at 30 frames/s. The sensor array achieves a conversion gain of 40 V/electron and a monochrome sensitivity of 7 V/lux1s. For a 33-ms exposure time, the camera chip achieves a dynamic range of 65 dB and peak-to-peak fixed pattern noise that is 0.3% of saturation. Digital switching noise coupling into the analog circuits is shown to be data independent and therefore has no effect on image quality. Total power dissipation is less than 200 mW from a 3.3-V supply.

show abstract

A 1/3" progressive scan 1280(H)×960(V) FT-CCD for digital still camera applications

Cited by 8 publications

References 1 publication

A 35-mm format 11 M pixel full-frame CCDfor professional digital still imaging

A 35-mm format 11 M pixel full-frame CCDfor professional digital still imaging

Frame transfer CCDs for digital still cameras: concept, design, and evaluation

A 200 mW 3.3 V CMOS color camera IC producing 352×288 24 b video at 30 frames/s

Contact Info

Product

Resources

About