A 0.5 V 4.85 Mbps Dual-Mode Baseband Transceiver With Extended Frequency Calibration for Biotelemetry Applications

Yu, Jui-Yuan; Yu, Chien-Ying; Huang, None Shang-Bin; Chen, Tsan-Wen; Chen, Juinn-Ting; Kuo, Kuan-Ling; Lee, Chen‐Yi

doi:10.1109/jssc.2009.2028940

Cited by 20 publications

(7 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…8 shows the output spectrum of the proposed sensor node transmitter at 80 MHz after the mismatch calibration. To evaluate the link behavior, an OFDM receiver platform [9] is used for transmission performance cosimulation. Fig.…”

Section: Simulation and Experimental Resultsmentioning

confidence: 99%

A 0.67mW 14.55Mbps OFDM-based sensor node transmitter for body channel communications

Chen

Tsai

et al. 2011

IEEE Asian Solid-State Circuits Conference 2011

Self Cite

View full text Add to dashboard Cite

This paper presents an energy-efficient sensor node transmitter for body channel communication (BCC) system. The OFDM modulation is adopted in this work to achieve both high transmission data rate and spectrum efficiency. To reduce the power dissipation of the front-end (FE) circuits, a phasemodulated outphasing architecture is applied to avoid the powerhungry data converters and linear amplifier. Besides, the voltage scaling and balanced source gating (BSG) schemes are proposed to save the circuit active power, resulting in 81.3% reduction. The proposed sensor node transmitter chip is manufactured in 90 nm standard CMOS process with a die area 1.1016 mm 2 . The proposed BCC system is operated at 40 / 80 MHz with 10 MHz signal bandwidth, and the maximum data rate of 14.55 Mbps with 0.67 mW power dissipation can be achieved, leading to 0.05 nJ/b transmission energy and 1.46 bps/Hz spectral efficiency.

show abstract

Section: Simulation and Experimental Resultsmentioning

confidence: 99%

A 0.67mW 14.55Mbps OFDM-based sensor node transmitter for body channel communications

Chen

Tsai

et al. 2011

IEEE Asian Solid-State Circuits Conference 2011

Self Cite

View full text Add to dashboard Cite

show abstract

“…In addition, the memories are also operated at 1.0V for robust read/write behavior. The inactive domains are power gated by the power management cells that contain isolation cells and distributed coarse-grain power gating cells in [9].…”

Section: A Bsp Architecture Partitionsmentioning

confidence: 99%

A micropower biomedical signal processor for mobile healthcare applications

Hsu

Chen

Chang

et al. 2011

IEEE Asian Solid-State Circuits Conference 2011

Self Cite

View full text Add to dashboard Cite

This work presents a biomedical signal processor (BSP) with hybrid functional cores to optimize the power dissipation and system flexibility for mobile healthcare applications. Embedded with the biomedical core and a 32-bit RISC core, multi-features are extracted for classification and the abnormal data are compressed. In addition, the crypto core secures both the data and wireless link protocols to protect the user privacy. This BSP chip is fabricated in a 90nm standard CMOS technology with core area of 1.17mm 2 . To overcome the leakage in advanced technology, a duty-cycled clock generator minimizes the system active duty and the inactive functions are power gated. Operating at 25MHz frequency and 0.5V supply voltage, the energy of RISC core is down to 3.44pJ/cycle. Accompanied with dedicated biomedical and crypto cores, the average BSP power achieves 38µW at 25MHz and 0.5/1.0V when performing the ECG alarm application.

show abstract

“…The wireless personal area network [1] and wireless body area network (WBAN) [2] applications typically perform a system duty < 1% that requires fast wakeup for burst data transmission and goes to sleep right away for best power savings. Accordingly, the settling time of a clock generator or a phase-locked loop (PLL) that determines the time from system sleeping to the active state becomes a critical parameter in system power optimization.…”

Section: Introductionmentioning

confidence: 99%

“…The DCO, which is widely applied for all-digital clock generation and frequency synthesis [3]- [5], has become an appropriate clock source for low-power and highly integrated WBAN applications [2]. Instead of the utilization of a conventional voltage-controlled oscillator, the DCO possesses the merits of easier porting between different process and voltage scaling with a lower supply voltage.…”

Section: Introductionmentioning

confidence: 99%

“…The current-starved DCO [6] provides fine delay resolution but features high static power consumption. The standardcell-based DCO [2], [5] with straightforward delay elements, buffer/inverters, or or-and-inverter logic cells presents high power and poor linearity with insufficient delay resolution. The digitally controlled varactor [7] improves delay resolution but with similar power scale.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Sub-10-$\mu\hbox{W}$ Digitally Controlled Oscillator Based on Hysteresis Delay Cell Topologies for WBAN Applications

Hsu

Lee

2010

IEEE Trans. Circuits Syst. II

Self Cite

View full text Add to dashboard Cite

This brief presents an all digitally controlled oscillator (DCO) design with two newly proposed hysteresis delay cells (HDCs) for wireless body area network applications. According to circuit topologies, the two HDCs are defined as on-off and cascaded HDCs that provide various propagation delay values. These HDCs form a simple oscillator structure based on a power-of-2 delay stage DCO (P2-DCO) architecture. Each delay stage provides half of the delay of the previous delay stage in descending order, enabling low-power and small-area features. The P2-DCO is verified in a 90-nm CMOS technology for wide operating frequencies with area of 80 μm × 80 μm and least significant bit resolution of 2.05 ps. With a supply voltage of 1.0 V, the measured dynamic power values are 5.4 and 166 μW at 3.4 and 163.2 MHz, respectively. Index Terms-Digitally controlled oscillator (DCO), hysteresis delay cell (HDC).

show abstract

A 0.5 V 4.85 Mbps Dual-Mode Baseband Transceiver With Extended Frequency Calibration for Biotelemetry Applications

Cited by 20 publications

References 15 publications

A 0.67mW 14.55Mbps OFDM-based sensor node transmitter for body channel communications

A 0.67mW 14.55Mbps OFDM-based sensor node transmitter for body channel communications

A micropower biomedical signal processor for mobile healthcare applications

A Sub-10-$\mu\hbox{W}$ Digitally Controlled Oscillator Based on Hysteresis Delay Cell Topologies for WBAN Applications

Contact Info

Product

Resources

About