2010
DOI: 10.1109/tcsii.2010.2087991
|View full text |Cite
|
Sign up to set email alerts
|

A Sub-10-$\mu\hbox{W}$ Digitally Controlled Oscillator Based on Hysteresis Delay Cell Topologies for WBAN Applications

Abstract: This brief presents an all digitally controlled oscillator (DCO) design with two newly proposed hysteresis delay cells (HDCs) for wireless body area network applications. According to circuit topologies, the two HDCs are defined as on-off and cascaded HDCs that provide various propagation delay values. These HDCs form a simple oscillator structure based on a power-of-2 delay stage DCO (P2-DCO) architecture. Each delay stage provides half of the delay of the previous delay stage in descending order, enabling lo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
12
0

Year Published

2011
2011
2023
2023

Publication Types

Select...
6
2

Relationship

1
7

Authors

Journals

citations
Cited by 15 publications
(12 citation statements)
references
References 13 publications
0
12
0
Order By: Relevance
“…As the PLL power is usually dominated by the DCO, the power efficient hysteresis delay cells (HDC) with power-oftwo delay architecture [10] are thereby applied for DCO power reduction. These HDCs generate various delays while consuming constrained current because of the hysteresis effect.…”
Section: B Dccg Designmentioning
confidence: 99%
“…As the PLL power is usually dominated by the DCO, the power efficient hysteresis delay cells (HDC) with power-oftwo delay architecture [10] are thereby applied for DCO power reduction. These HDCs generate various delays while consuming constrained current because of the hysteresis effect.…”
Section: B Dccg Designmentioning
confidence: 99%
“…To reduce redundant power consumption by the system, WSN designs usually adopt the sleep/wakeup scheme for power management [6]. However, the status change from sleep to wakeup itself consumes power.…”
Section: Introductionmentioning
confidence: 99%
“…Most of these DCOs employ one or more of the techniques illustrated in Figure 1 to change the delay. These techniques are; current-starved inverters as delay stages [1][2][3]9,12], inverters with switched shunt MOS capacitors [4][5][12][13], and multiplexors to select the number of delay stages (path selection) [1,[6][7][8][9][10][11]. The current starvation and path selection methods are seldom used on their own and are usually combined with other techniques (e.g.…”
Section: Introductionmentioning
confidence: 99%
“…The current starvation and path selection methods are seldom used on their own and are usually combined with other techniques (e.g. [1,9]). This is because current starvation has very limited range and path selection has very limited resolution.…”
Section: Introductionmentioning
confidence: 99%