A 0.5 V 200 MHz 1-stage 32 b ALU using a body bias controlled SOI pass-gate logic

Fuse, T.; Oowaki, Y.; Yamada, Takazo; Kamoshida, Mototaka; Ohta, Akira; Shino, T.; Kawanaka, S.; Terauchi, Mamoru; Yoshida, Takashi; Matsubara, G.; Yoshioka, Shinichi; Watanabe, Soichi; Yoshimi, M.; Ohuchi, K.; Manabe, Shiro

doi:10.1109/isscc.1997.585387

Cited by 21 publications

(11 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…And, the applications of DTMOS technique to PTL have also been proposed in [5][6][7]. And, the applications of DTMOS technique to PTL have also been proposed in [5][6][7].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Comparative Assessment of Adaptive Body-Bias SOI Pass-Transistor Logic

Cho¹

2005

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

We present a silicon-on-insulator (SOI) pass-transistor logic (PTL) gate with an active body bias control circuit and compare the proposed PTL gate with other types of PTL gates with different body bias circuits in two different 0.13 µm SOI CMOS technologies. The experimental results show that the proposed SOI PTL gate using the body bias controlled technique is superior in terms of performance and power consumption than other DTMOS PTL gates.

show abstract

“…And, the applications of DTMOS technique to PTL have also been proposed in [5][6][7]. And, the applications of DTMOS technique to PTL have also been proposed in [5][6][7].…”

Section: Introductionmentioning

confidence: 99%

“…The basic SOI PTL structure in [5][6][7] uses nMOSonly pass transistor trees to reduce cell size. The full rail-to-rail swing of the output signal is restored by an extra level restoring logic at the output of a SOI PTL gate.…”

Section: Introductionmentioning

confidence: 99%

Comparative Assessment of Adaptive Body-Bias SOI Pass-Transistor Logic

Cho¹

2005

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

show abstract

“…In this paper, the advantage of SOT is demonstrated by the application to a 0.5 V operation LSI [4]. The advantage of a gate-to-body connected structure will be addressed, along with issues to be overcome.…”

Section: Introductionmentioning

confidence: 99%

Advantages of SOI technology in low-voltage ULSIs

et al. 1997

View full text Add to dashboard Cite

Low power advantage of SOI(silicon-on-insulator) technology is presented. A 0.5 V operation ALU is demonstrated by employing a gate-to-body connected structure. From the viewpoint of reliability in process integration, origin of a leakage current between source and drain is investigated in detail. The performance advantage of fabricated SOT ALUs over bulk devices as well as issues to be overcome are discussed.

show abstract

“…And, the applications of DTMOS technique to PTL have also been proposed in [5,6,7]. However, since DTMOS PTL with body biasing circuit is an emerging circuit style, not enough work has been carried out to further examine its effectiveness particularly in deep submicron technologies.…”

Section: Introductionmentioning

confidence: 99%

“…However, since DTMOS PTL with body biasing circuit is an emerging circuit style, not enough work has been carried out to further examine its effectiveness particularly in deep submicron technologies. The basic SOI PTL structure in [5,6,7] uses * This research was partially supported by HP nMOS-only pass transistor trees to reduce cell size. The full rail-to-rail swing of the output signal is restored by an extra level restoring logic at the output of a SOI PTL gate.…”

Section: Introductionmentioning

confidence: 99%

Comparative assessment of adaptive body-bias SOI pass-transistor logic

Cho

Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.

View full text Add to dashboard Cite

We present a silicon-on-insulator (SOI) pass-transistor logic (PTL) gate with an active body bias control circuit and compare the proposed PTL gate with other types of PTL gates with different body bias circuits in two different 0.13µm SOI CMOS technologies. The experimental results show that the proposed SOI PTL gate using the body bias controlled technique is superior in terms of performance and power consumption than other DTMOS PTL gates.

show abstract

A 0.5 V 200 MHz 1-stage 32 b ALU using a body bias controlled SOI pass-gate logic

Cited by 21 publications

References 9 publications

Comparative Assessment of Adaptive Body-Bias SOI Pass-Transistor Logic

Comparative Assessment of Adaptive Body-Bias SOI Pass-Transistor Logic

Advantages of SOI technology in low-voltage ULSIs

Comparative assessment of adaptive body-bias SOI pass-transistor logic

Contact Info

Product

Resources

About