2013 25th International Symposium on Power Semiconductor Devices &Amp; IC's (ISPSD) 2013
DOI: 10.1109/ispsd.2013.6694429
|View full text |Cite
|
Sign up to set email alerts
|

A 0.35 μm 700 V BCD technology with self-isolated and non-isolated ultra-low specific on-resistance DB-nLDMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…Fig. 11 compares the BV ∼ R ON,SP relationship between this work and the prior art of LDMOS, which includes some experimental results [14], [36]- [38]. Although the conventional TLD+QVSJ studied in this work adopts the SJ technique, its performance is worse than the silicon limit, which reveals the impact of C trench .…”
Section: Figure 8 Comparison Of Potential Distribution In the Case Omentioning
confidence: 94%
“…Fig. 11 compares the BV ∼ R ON,SP relationship between this work and the prior art of LDMOS, which includes some experimental results [14], [36]- [38]. Although the conventional TLD+QVSJ studied in this work adopts the SJ technique, its performance is worse than the silicon limit, which reveals the impact of C trench .…”
Section: Figure 8 Comparison Of Potential Distribution In the Case Omentioning
confidence: 94%
“…In order to ameliorate curvature effect of the source centered architecture, dumbbell-shaped structure with enlarged radius at the source region is adopted in [8], and fan-shaped source with slightly doped n-type well and multiple buried p-type field shaping layers in the source fingertip region for a 700-V LDMOS is presented in [9]. The high-voltage LDMOS with BV of above 700 V is one of the most demanding technologies for switched-mode power supply [9][10][11][12][13].…”
Section: Introductionmentioning
confidence: 99%