8.4 A 0.33V/-40&amp;#x00B0;C process/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28nm back-gate biasing

Clerc, Sylvain; Saligane, Mehdi; Abouzeid, Fady; Cochet, Martin; Daveau, Jean-Marc; Bottoni, Cyril; Bol, David; De-Vos, Julien; Zamora, Dominique; Coeffic, Benjamin; Soussan, Dimitri; Croain, Damien; Naceur, M.; Schamberger, Pierre; Roché, Philippe; Sylvester, Dennis

doi:10.1109/isscc.2015.7062970

Cited by 31 publications

(19 citation statements)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The converter from [16] achieves the closest load range performance to the proposed converter, but at a lower power density. The converter in [5] has the closest power density, but it has a much smaller load range. Additionally, the size of C OUT in [5] is not reported.…”

Section: Measurement Resultsmentioning

confidence: 99%

“…The relevance of energy-constrained processors [1][2][3][4][5][6] in sensor-based platforms for Internet-of-Things (IoT) applications continues to grow. These processors typically operate at near-threshold (NT) voltages since operation at NT significantly reduces energy consumption but avoids the large variance and performance penalties associated with sub-threshold voltages [1].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

SELF OSCILLATING SWITCHED- CAPACITOR DC-DC CONVERTOR USING 28nm UTBB FD-SOI

2018

IJRTER

View full text Add to dashboard Cite

Abstract:The importance of energy-especially for ultraportable sensor-based platforms for the Internet-of-Things (IoT). Processors for these IoT applications primarily operate at nearthreshold (NT) voltages and have multiple power modes. Achieving high conversion efficiency within the DC-DC converter that supplies these processors is critical since energy consumption of the DC-DC/processor system is proportional to the DC-DC converter efficiency. The DC-DC converter must maintain high efficiency over a large load range generated from the multiple power modes of the processor. This paper presents a fully integrated step-down self-oscillating switched-capacitor DC-DC converter that is capable of meeting these challenges. The area of the converter is 0.0104 mm 2 and is designed in 28 nm ultra-thin body and buried oxide fully-depleted SOI (UTBB FD-SOI). Back-gate biasing within FD-SOI is utilized to increase the load power range of the converter. With an input of 1 V and output of 460 mV, measurements of the converter show a minimum efficiency of 75% for 79 nW to 200 µW loads. Measurements with an off-chip NT processor load show efficiency up to 86%. The converter's large load power range and high efficiency make it an excellent fit for energyconstrained processors.

show abstract

Section: Measurement Resultsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

SELF OSCILLATING SWITCHED- CAPACITOR DC-DC CONVERTOR USING 28nm UTBB FD-SOI

2018

IJRTER

View full text Add to dashboard Cite

show abstract

Section: Measurement Resultsmentioning

confidence: 99%

“…The converter in [5] has the closest power density, but it has a much smaller load range. Additionally, the size of C OUT in [5] is not reported. The proposed converter does not use any additional on-or off-chip C OUT and maintains a ripple ≤10% of V OUT .…”

Section: Measurement Resultsmentioning

confidence: 99%

A Fully Integrated 2:1 Self-Oscillating Switched-Capacitor DC–DC Converter in 28 nm UTBB FD-SOI

Turnquist

Hiienkari

Makipaa

et al. 2016

JLPEA

View full text Add to dashboard Cite

Abstract:The importance of energy-constrained processors continues to grow especially for ultra-portable sensor-based platforms for the Internet-of-Things (IoT). Processors for these IoT applications primarily operate at near-threshold (NT) voltages and have multiple power modes. Achieving high conversion efficiency within the DC-DC converter that supplies these processors is critical since energy consumption of the DC-DC/processor system is proportional to the DC-DC converter efficiency. The DC-DC converter must maintain high efficiency over a large load range generated from the multiple power modes of the processor. This paper presents a fully integrated step-down self-oscillating switched-capacitor DC-DC converter that is capable of meeting these challenges. The area of the converter is 0.0104 mm 2 and is designed in 28 nm ultra-thin body and buried oxide fully-depleted SOI (UTBB FD-SOI). Back-gate biasing within FD-SOI is utilized to increase the load power range of the converter. With an input of 1 V and output of 460 mV, measurements of the converter show a minimum efficiency of 75% for 79 nW to 200 µW loads. Measurements with an off-chip NT processor load show efficiency up to 86%. The converter's large load power range and high efficiency make it an excellent fit for energy-constrained processors.

show abstract

“…There is an emerging class of energy-constrained processors that operate primarily at near-threshold (NT) voltages [1]- [5]. The processors are useful for ultra-low power sensorbased platforms which rely on low energy computation in order to reduce wireless data transmission.…”

Section: Introductionmentioning

confidence: 99%

A fully integrated self-oscillating switched-capacitor DC-DC converter for near-threshold loads

Turnquist

Hiienkari

Makipaa

et al. 2015

2015 IEEE Asian Solid-State Circuits Conference (A-Sscc)

View full text Add to dashboard Cite

We introduce a fully integrated step-down selfoscillating switched-capacitor DC-DC converter that delivers near-threshold (NT) output voltages. The converter is built in 28 nm UTBB FD-SOI and occupies 0.0104 mm 2 . Back-gate biasing is utilized to increase the load power range. Measurements show a peak efficiency of 87%, self start-up capability, and a minimum efficiency of 75% for 79 nW to 200 μW (ideal) loads. Measurements with an off-chip NT processor load also show high efficiency. The converter's large load power range and high efficiency are a good fit for energy-constrained NT processors.

show abstract

8.4 A 0.33V/-40°C process/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28nm back-gate biasing

Cited by 31 publications

References 3 publications

SELF OSCILLATING SWITCHED- CAPACITOR DC-DC CONVERTOR USING 28nm UTBB FD-SOI

SELF OSCILLATING SWITCHED- CAPACITOR DC-DC CONVERTOR USING 28nm UTBB FD-SOI

A Fully Integrated 2:1 Self-Oscillating Switched-Capacitor DC–DC Converter in 28 nm UTBB FD-SOI

A fully integrated self-oscillating switched-capacitor DC-DC converter for near-threshold loads

Contact Info

Product

Resources

About