Proceedings of the 23rd International Workshop on Vertex Detectors — PoS(Vertex2014) 2015
DOI: 10.22323/1.227.0043
|View full text |Cite
|
Sign up to set email alerts
|

65 nm Technology for HEP: Status and Perspective

Abstract: The RD53 Collaboration † The development of new experiments such as CLIC and the the foreseen Phase 2 pixel upgrades of ATLAS and CMS have very challenging requirements for the design of hybrid pixel readout chips, both in terms of performances and reliability. To face these challenges, the use of a more downscaled CMOS technology compared to previous projects is necessary. The CERN RD53 collaboration is undertaking a R&D programme to evaluate the use of a commercial 65 nm technology and to develop tools and f… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 8 publications
0
2
0
Order By: Relevance
“…Other examples include the Belle II experiment, which uses a gigabit data transmitter; this chip features high-speed links running at 1.6 Gbit/s, with a total bandwidth of up to 6.4 Gbit/s, to read out DEPFET modules. Another project developed at CERN is the Lp-GBT, a low-power redesign of the Gigabit Transceiver (GBT) ASIC tailored to implement multipurpose high-speed bidirectional serial links [176]. Another example of the "intelligent tracker" is a "mini-vector" concept of double-sided CMOS pixel sensor (CPS) layers developed for the ILC vertex detector [56].…”
Section: Jinst 15 C10023mentioning
confidence: 99%
“…Other examples include the Belle II experiment, which uses a gigabit data transmitter; this chip features high-speed links running at 1.6 Gbit/s, with a total bandwidth of up to 6.4 Gbit/s, to read out DEPFET modules. Another project developed at CERN is the Lp-GBT, a low-power redesign of the Gigabit Transceiver (GBT) ASIC tailored to implement multipurpose high-speed bidirectional serial links [176]. Another example of the "intelligent tracker" is a "mini-vector" concept of double-sided CMOS pixel sensor (CPS) layers developed for the ILC vertex detector [56].…”
Section: Jinst 15 C10023mentioning
confidence: 99%
“…However, in High Eenergy Physics (HEP) applications, newer technologies are not immediately applicable [1], as the presence of a great amount of ionizing particles requires special circuit designs.…”
Section: Introductionmentioning
confidence: 99%