Untitled

Lentz, K.P.; Μανωλάκος, Ηλίας Σ.; Czeck, E.C.; Heller, J.

doi:10.1023/a:1008218506450

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

1999

2004

Publication Types

Select...

Other3

Article2

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 9 publications

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Using RT Level Component Descriptions for Single Stuck-at Hierarchical Fault Simulation

et al. 2004

View full text Add to dashboard Cite

This paper presents a novel fault simulation environment in VHDL. By writing a library of special fault simulation models, a traditional model is transformed into a new model that performs fault simulation using a VHDL simulation engine. Pre-and post-synthesis VHDL models are used for an effective implementation, better performance and to minimize the overhead associated with VHDL simulation. Models are written such that an automatic switching mechanism selects gate level descriptions for originating faults and behavioral descriptions for propagating them.

show abstract