32.5 A 24GHz Self-Calibrated ADPLL-Based FMCW Synthesizer with 0.01% rms Frequency Error Under 3.2GHz Chirp Bandwidth and 320MHz/μs Slope

Shen, Zhengkun; Jiang, Haoyun; Yang, Fan; Wang, Yixiao; Zhang, Zherui; Liu, Junhua; Liao, Huailin

doi:10.1109/isscc42613.2021.9365949

Cited by 19 publications

(2 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For the FMCW radars, generating a fast and precise chirp is important since it can provide high spatial resolution [7,8,9,10,11,12,13,14,15]. A typical approach to achieve this is to employ a phase-locked loop (PLL) based frequency synthesizer [1,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29] with a wide loop bandwidth. However, increasing the loop bandwidth of a PLL can degrade phase noise and stability.…”

Section: Introductionmentioning

confidence: 99%

“…However, increasing the loop bandwidth of a PLL can degrade phase noise and stability. Another approach is to employ a PLL with a two-point modulation scheme to achieve a fast and accurate chirp regardless of its loop bandwidth [11,12,13,25,27,28]. However, it needs an additional calibration unit with a look-up table, which increases design complexity and needs updates of look-up table coefficients.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Technique for fast triangular chirp modulation in FMCW PLL

Choi

Lee

Cho

2022

IEICE Electron. Express

View full text Add to dashboard Cite

Frequency-modulated continuous-wave (FMCW) radars necessitate fast frequency modulation. However, finite loop bandwidth of a phase-locked loop (PLL) limits the accuracy of fast frequency modulation. This paper proposes a phase compensation (PC) technique to address this limitation. The synthesizer PLL with the PC technique realizes fast and precise triangular chirp modulation by adding a compensating square wave phase before the integral path of the loop filter. The synthesizer is designed in 130-nm SiGe BiCMOS technology. Simulation results show rms frequency error improvement of 18 times over conventional PLL with a chirp bandwidth of 2.56GHz and 20μs chirp period at 94GHz.

show abstract