Scientific Detectors for Astronomy 2005
DOI: 10.1007/1-4020-4330-9_44
|View full text |Cite
|
Sign up to set email alerts
|

2K×2K NIR HgCdTe Detector Arrays for VISTA and Other Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 2 publications
0
3
0
Order By: Relevance
“…Additionally the sensitivity of the SFD structure is low due to the high intrinsic detector capacitance in the InGaAs photodetectors. (5,6,7) The DI structure is also a very simple and power lean interface; in its most simple approach, it requires only one integrating capacitor and 2 transistors more than the SFD stage. In this circuit the bias over the detector is kept nearly As a result the only low dark current, low lag and broad application interface circuit for SWIR detectors is the CTIA interface stage; despite of its transistor count and of the higher unit cell power dissipation.…”
Section: Detector Interfacingmentioning
confidence: 99%
“…Additionally the sensitivity of the SFD structure is low due to the high intrinsic detector capacitance in the InGaAs photodetectors. (5,6,7) The DI structure is also a very simple and power lean interface; in its most simple approach, it requires only one integrating capacitor and 2 transistors more than the SFD stage. In this circuit the bias over the detector is kept nearly As a result the only low dark current, low lag and broad application interface circuit for SWIR detectors is the CTIA interface stage; despite of its transistor count and of the higher unit cell power dissipation.…”
Section: Detector Interfacingmentioning
confidence: 99%
“…At that moment the Source Follower per Detector or SFD interface becomes interesting. This interface cell (see Figure 2) has only 3 transistors per cell [7][8][9][10][11]. The reset transistor is only carrying a limited amount of current during the reset cycle of the interface; also the transistor is in the triode mode, where the electric field are low.…”
Section: \T Source Followermentioning
confidence: 99%
“…The generated light is wave-guided in the substrate and tends to escape from the sides of the chip. For those applications the integration time is very long and hence the detectors need to be cooled to 200 K or even 77K; under these assumptions, the detector shunt resistance becomes very high and hence the SFD stage seems to be the best alternative, such as demonstrated by the Virgo [9], Hawaii [15] and Cougar device [16]. In this interface circuit only one detector interface is active at the time instead of all matrix elements in parallel.…”
Section: Low Light Level Swir Detector Interfacingmentioning
confidence: 99%