28.5 A 0.6V 0.015mm2 time-based biomedical readout for ambulatory applications in 40nm CMOS

Mohan, Rachit; Zaliasl, Samira; Gielen, Georges; Hoof, Chris Van; Helleputte, Nick Van; Yazıcıoğlu, Refet Fırat

doi:10.1109/isscc.2016.7418117

Cited by 4 publications

(3 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The chopped case (red line) shows how the chopping technique mitigates the effect of the 1/f noise. This allows the system to achieve the expected increase rate of the SNR with decreasing bandwidth or increasing OSR (see equation (7)). In the limit case measured, for a bandwidth of 10 Hz, the system can achieve an SNR of 87.8 dB or 14.3 ENOB.…”

Section: Measurement Resultsmentioning

confidence: 99%

“…The right side of the plot in Fig. 4 represents the dominant phase noise region, which is approximated by equation (7). The figure…”

Section: Theoretical and Simulated Snrmentioning

confidence: 99%

“…In contrast to traditional amplitude-based sensor interfaces, such as the ∆Σ-based [1], [2], [3] and the SAR-based [4], [5], [6] architectures, time-based architectures operate in the time domain. This allows to bypass the noise margin and the dynamic range issues due to the supply voltage scaling [7]. The time-based sensor interfacing concept has been demonstrated in the past using discrete components to build simple and low-cost full sensor systems [8], [9].…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Digital-domain chopping technique for high-resolution PLL-based sensor interfaces

Marin

Rethy

Vergauwen

et al. 2016

Sensors and Actuators A: Physical

Self Cite

View full text Add to dashboard Cite

Due to their high compatibility with scaled CMOS and emerging technologies, highly-digital time-based architectures, such as PLL-based architectures, have become an attractive alternative to amplitude-based circuits for sensor interfaces, in terms of high time resolution and the potential for low power and area scalability. Although quantization and thermal noise in PLL-based architectures can be addressed by applying noise shaping and oversampling, offset and 1/f noise limit the resolution at high oversampling ratios. Therefore, dynamic offset cancellation techniques such as chopping and autozeroing, as used in traditional amplitude-based circuits, must be adapted to such time-based implementations as well. This paper presents a digital-domain chopping technique suited for offset and 1/f-noise cancellation in applications where medium-tohigh-resolution sensor interfaces are needed. System-level simulations demonstrate the benefits of this technique at high oversampling ratios. The resolution improvement is confirmed by measurements, showing the rate of 10dB of SNR gain per decade of oversampling as expected from theory.

show abstract

Section: Measurement Resultsmentioning

confidence: 99%

“…The right side of the plot in Fig. 4 represents the dominant phase noise region, which is approximated by equation (7). The figure…”

Section: Theoretical and Simulated Snrmentioning

confidence: 99%