2021
DOI: 10.1088/1742-6596/1920/1/012069
|View full text |Cite
|
Sign up to set email alerts
|

22nm FDSOI SRAM single event upset simulation analysis

Abstract: This article uses Sentaurus TCAD to establish the 3D device model of NMOS and PMOS under the 22nm FDSOI process, and establishes the 3D model of the 22nm FDSOI SRAM cell through this model. This model is used to numerically simulate the single event upset LET threshold of the 22nm FDSOI SRAM cell. The effects of different LET values and different incident conditions on the single event upset of a 22nm FDSOI SRAM cell are compared. The results show that whether the 22nm FDSOI SRAM cell is single event inversion… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
2
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 8 publications
(5 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…When the Q is high, the Q n is bound to be low, and vice versa. As shown in Figure 10, Q, as a sensitive node in SRAM circuit, is vulnerable to single event bombardment, resulting in logic flipping of the circuit [15]. M3 is selected as the single event injection device, and the Weibull current source model is added at the Q to simulate the SET current.…”
Section: T-sram Single Event Upsetmentioning
confidence: 99%
“…When the Q is high, the Q n is bound to be low, and vice versa. As shown in Figure 10, Q, as a sensitive node in SRAM circuit, is vulnerable to single event bombardment, resulting in logic flipping of the circuit [15]. M3 is selected as the single event injection device, and the Weibull current source model is added at the Q to simulate the SET current.…”
Section: T-sram Single Event Upsetmentioning
confidence: 99%
“…It is known that a thinner SiO 2 BOX layer can lead to a milder TID effect [18,22]. The thicknesses of the BOX and the SOI body of the 28-nm FD SOI technology are 25-nm and 7-nm [23], and those are 20-nm and 6-nm in the 22-nm FD SOI technology node, respectively [24]. The BOX of the 22-nm process is 25% thinner than that of the 28-nm process, so a less positive charge will be deposited in the BOX of the 22-nm process during irradiation.…”
Section: Ro Type Relative Decrease In Frequencymentioning
confidence: 99%
“…Reference [7] analyzed the influence of heavy ion incidence angle on SEU cross sections of the SRAM. Reference [8] compared the effects of different LETs and heavy ion incident positions on the SEU of a 22 nm Fully Depleted Silicon-On-Insulator (FDSOI) SRAM, and considered that whether SEU occurs depends on the peak value of transient current generated after heavy ion incidence.…”
Section: Introductionmentioning
confidence: 99%