2 V/100 ns 1 T/1 C nonvolatile ferroelectric memory architecture with bitline-driven read scheme and non-relaxation reference cell

Hirano, Hirohiko; Honda, Toshiyuki; Moriwaki, Norihiko; Nakakuma, T.; Nakane, G.; Chaya, S.; Sumi, Tetsuya

doi:10.1109/vlsic.1996.507711

Cited by 5 publications

(1 citation statement)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…After the tiny signal is captured and amplified by the sense amplifier (SA), the charge of the ferroelectric capacitor is converted to the logic "0" or "1" to be processed. In the operation of read/write, the bitline-driven architecture [8][9] will frequently charge the parasite capacitance of the bitline, causing a high peak current called surge current. The existence of surge current in the read/write process will affect the performance on power consumption and read/write operation of FeRAM from the perspective of long-time work.…”

Section: Introductionmentioning

confidence: 99%

Design and analysis of surge protection circuit in the memory architecture of FeRAM

Yang

Zhang

2023

Eighth International Conference on Electronic Technology and Information Science (ICETIS 2023)

View full text Add to dashboard Cite

The frequent occurrences of surge current [1] of memory architecture in FeRAM, and the lack of necessary formula derivation in related researches of FeRAM are main aspects of what this work focuses. Therefore, the surge protection circuit is designed and simulated by this work with solid memory architecture of FeRAM to decrease the surge current and average power consumption creatively. The surge protection circuit is composed of a MOSFET and an RC delay circuit, which forces the generation of the surge current to be slowed down by mandatory precharge of the capacitor. On the other hand, necessary circuit analysis and formula derivation are concluded to predict the DC operating point of sensitive amplifier and build a clearly defined limits of operating voltage and the ratio of the maximum ferroelectric capacitance and bitline capacitance in the read/write operation of FeRAM.

show abstract

Section: Introductionmentioning

confidence: 99%