2015
DOI: 10.1049/el.2015.1318
|View full text |Cite
|
Sign up to set email alerts
|

10 Gbit/s serial link receiver with speculative decision feedback equaliser using mixed‐signal adaption in 65 nm CMOS technology

Abstract: A 10 Gbit/s serial link receiver with an offset-calibrated continuoustime linear equaliser, an adaptive one-tap half-rate speculative decision feedback equaliser (DFE) and a phase-interpolator-based clock and data recovery is presented. Adaption of the DFE is achieved by using a novel mixed-signal implementation of the sign-sign least mean square algorithm to save the cost of hardware and power. Fabricated in 65 nm CMOS technology, the receiver can totally compensate 24.85 dB channel loss at a bit error rate o… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2018
2018
2019
2019

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…10, in which those inside the dashed line belong to the slope detector, and the others belong to the integrator. We can analyze the drain current of the coupled differential pair M 1 and M 2 by: (6) where I ds1 and I ds2 are the drain currents of transistor M 1 and M 2 , respectively. And V in1,cm and V in1,dm are the input common mode and differential mode voltages of V in1 , respectively.…”
Section: Slope Detector and Integratormentioning
confidence: 99%
See 1 more Smart Citation
“…10, in which those inside the dashed line belong to the slope detector, and the others belong to the integrator. We can analyze the drain current of the coupled differential pair M 1 and M 2 by: (6) where I ds1 and I ds2 are the drain currents of transistor M 1 and M 2 , respectively. And V in1,cm and V in1,dm are the input common mode and differential mode voltages of V in1 , respectively.…”
Section: Slope Detector and Integratormentioning
confidence: 99%
“…In addition, a half-rate look-ahead DFE with analog adaption is also implemented to eliminate the post-cursor ISI which is mainly due to reflection, crosstalk and bandwidth-limited channel. Different from the DFE in [5,6] whose adaption are realized either in full-digital pattern or in mixed-signal one, both resulting in large area and power consumption, our adaptive circuit in DFE is an analog one with high performance and low power consumption.…”
Section: Introductionmentioning
confidence: 99%
“…Introduction: The high-speed serial interface has become an inevitable choice for high-speed data transmission. However, the received signals in the high-speed link would suffer from attenuation and dispersion due to the conductor and dielectric losses as well as energy dissipation caused by reflections and radiation [1]. In order to acquire better receive data, various equalisation techniques had been used.…”
mentioning
confidence: 99%